Souped-up FPGAs execute FFTs
Souped-up FPGAs execute FFTs
By Stephan Ohr, EE Times
June 2, 2003 (3:22 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030602S0088
SAN Jose, Calif. New cores from Altera Corp. configure programmable logic to perform floating-point DSP operations, allowing fast Fourier transform operations to be executed by the company's Stratix FPGAs.
In addition to supporting high-performance medical and military-imaging applications, Altera said, its FPGA will be cost-competitive with dedicated fast Fourier transform (FFT) processors and general-purpose floating-point DSPs like Texas Instruments Inc.'s C67xx and Analog Devices Inc.'s Sharc.
Altera's cores comply with the IEEE 754 standard for binary floating-point arithmetic, said Martin Langhammer, chief scientist and driver for DSP development at Altera (San Jose, Calif.). The Stratix family of devices, architected with up to 115,000 logic cells and 7 Mbits of memory, are particularly good for operations with a big mantissa, a numerical value whose floating decimal point can make it extraordinarily precise, he said.
While the IEEE 754 single-precision format calls for 1 sign bit, 8 exponent bits and 23 mantissa bits for both data and "twiddle" manipulation, Altera's floating-point cores use the standard's extended precision arithmetic, with 1 sign bit, 8 exponent bits and 31 mantissa bits. Thus, the Altera FFT floating-point core will perform 36 x 36-bit-wide multiplies at 250-MHz cycle rates. Altera's Radix 4 core will achieve a 1,024-point transform in 25 microseconds, while the Radix 2 will take 50 microseconds.
The cores are meant to support designs that require powerful FFT processing capabilities, such as military radar, signal intelligence and industrial and medical systems. "Our customers previously used either off-the-shelf standard products or multiple compute engines-computer farms-with quad Altivec systems [PowerPC processors with vector-processing extensions] to process our wideband data," Langhammer said.
Satellite imaging is one of the biggest applications for floating-point processors , said Will Strauss, principal analyst at Forward Concepts (Tempe, Ariz.), a DSP market tracker. FFTs and FIR filters are the two most popular DSP operations, Strauss said. High resolution-a 65,000-point FFT-is required to find an airplane or missile battery hidden among the "ground clutter" on a battlefield, Strauss said.
Dedicated FFT devices like the Butterfly processor marketed by Sharp Microelectronics (Vancouver, British Columbia) are not "cheap chips," Strauss said. "They cost a few hundred dollars each." A few custom parts use an FPGA architecture to execute a floating-point operation, Strauss said, like one marketed by Texas Memory Systems Inc. (Houston), but Altera is the first to make such a part a "catalog item."
Altera said its Radix 4 core uses only about 10 percent of the resources in a midrange Stratix FPGA. The Radix 2 is half the size of the Radix 4. Additional versions of the cores are under development, the company said.
|
Intel FPGA Hot IP
Related News
- Latest Release of Lattice sensAI Solutions Stack Delivers up to 6X Performance Boost on Award-Winning CrossLink-NX FPGAs
- Microsemi Steps Up Its Cyber Security Leadership in FPGAs: SmartFusion2 SoC FPGAs and IGLOO2 FPGAs Enhanced with Physically Unclonable Function Technology
- Altera's Industry-proven Quartus II Software Delivers Up To 4X Faster Compile Times; Expands Support for 28-nm FPGAs
- Xilinx ISE Design Suite 13.2 Steps Up Designer Productivity and Brings Partial Reconfiguration to Kintex-7, Virtex-7 FPGAs
- Xilinx Planahead v2.2 Tool Delivers Up To 2X Performance Boost And 50% Design Cycle Reduction For Virtex-4 FPGAs
Breaking News
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
Most Popular
E-mail This Article | Printer-Friendly Page |