7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
STMicroelectronics restructures for the AI age
By Nick Flaherty, eeNews Europe (June 28, 2024)
STMicroelectronics is fundamentally restructuring its business for the AI age, introducing predictive qualification and fully automated IP, library, test and packaging.
ST aims to introduce new business structures and manufacturing and test strategies along with IP and chip designs in three quarters rather than two to three years using AI and digital twins.
“We have a lot of IP and traditionally the way we created IP was 80% in silicon and 20% for the rest but that created a monster that was difficult to qualify,” said Fabio Gualandris, president of manufacturing, quality and technology at ST Microelectronics at the Leti Innovation Days this week in Grenoble, France.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
- NVIDIA to Acquire Arm for $40 Billion, Creating World's Premier Computing Company for the Age of AI
- Calypto Delivers Fully Automated Sequential Optimization Flow for High-performance IP Blocks
- Certess Announces Broad Adoption of its Functional Qualification Solution by STMicroelectronics
- STMicroelectronics Announces Complete Fully Integrated NFC (Near Field Communication) System-on-Chip
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset