JEDEC Approaches Finalization of HBM4 Standard, Eyes Future Innovations
ARLINGTON, Va., USA – July 10, 2024 – JEDEC Solid State Technology Association, the global leader in the development of standards for the microelectronics industry, today announced it is nearing completion of the next version of its highly anticipated High Bandwidth Memory (HBM) DRAM standard: HBM4. Designed as an evolutionary step beyond the currently published HBM3 standard, HBM4 aims to further enhance data processing rates while maintaining essential features such as higher bandwidth, lower power consumption, and increased capacity per die and/or stack. These advancements are vital for applications that require efficient handling of large datasets and complex calculations, including generative artificial intelligence (AI), high-performance computing, high-end graphics cards, and servers.
HBM4 is set to introduce a doubled channel count per stack compared to HBM3, with a larger physical footprint. To support device compatibility, the standard ensures that a single controller can work with both HBM3 and HBM4 if needed. Different configurations will require various interposers to accommodate the differing footprints. HBM4 will specify 24 Gb and 32 Gb layers, with options for supporting 4-high, 8-high, 12-high and 16-high TSV stacks. The committee has initial agreement on speeds bins up to 6.4 Gbps with discussion ongoing for higher frequencies.
JEDEC encourages companies to join and help shape the future of JEDEC standards. Membership grants access to pre-publication proposals and provides early insights into active projects like HBM4. Discover the benefits of membership and join today.
JEDEC standards are subject to change during and after the development process, including disapproval by the JEDEC Board of Directors.
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together in more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.
|
Related News
- JEDEC Updates JESD79-5C DDR5 SDRAM Standard: Elevating Performance and Security for Next-Gen Technologies
- JEDEC Publishes GDDR7 Graphics Memory Standard
- JEDEC Publishes New CAMM2 Memory Module Standard
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- JEDEC Publishes Automotive Solid State Drive (SSD) Device Standard
Breaking News
- OPENEDGES Unveils UCIe Chiplet Controller IP, Expanding Design Portfolio
- Agnisys Joins Arm Partner Program and Releases Solution Brief for Functionally Safe Arm-Based SoC Design
- Linux Foundation Welcomes the Open Model Initiative to Promote Openly Licensed AI Models
- AMD Completes Acquisition of Silo AI to Accelerate Development and Deployment of AI Models on AMD Hardware
- Rupert Baines joins Nanusens board
Most Popular
- AMD Completes Acquisition of Silo AI to Accelerate Development and Deployment of AI Models on AMD Hardware
- Secure-IC signs International Collaboration with Taiwan Quantum Safe Association and PQC-CIA
- TSMC July 2024 Revenue Report
- Qualitas Semiconductor Expands Licensing Agreement with Key South Korean Fabless company
- SMIC Reports 2024 Second Quarter Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |