RISC-V Shows Ambitious Prospects in Europe
By Pablo Valerio, EETimes (July 18, 2024)
Munich, Germany — The European tech landscape is witnessing a notable evolution with the growing embrace of RISC-V, the open-source instruction set architecture.
During the recent RISC-V Summit Europe, leading experts and industry representatives discussed how, amidst a complex web of funding mechanisms, research institutions and industry partnerships, Europe is positioning itself as a key player in the RISC-V ecosystem. This development signifies technological advancement and hints at a strategic shift towards greater autonomy in semiconductor technology.
At the conference, EE Times spoke with Stefan Wallentowitz, a professor at Munich University of Applied Sciences and member of the boards of FOSSi Foundation and RISC-V, and Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC)
E-mail This Article | Printer-Friendly Page |
Related News
- Ventana CEO to Deliver a Keynote at RISC-V Summit Europe
- Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
- Brazil and Europe sign innovative project with RISC-V technology for HPC
- Navigating the RISC-V Revolution in Europe
- Innatera shows RISC-V neuromorphic edge AI microcontroller
Breaking News
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
Most Popular
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- QuickLogic Announces $6.575 Million Contract Award for its Strategic Radiation Hardened Program
- Micon Global and Silvaco Announce New Partnership
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU