Consortium brings 'Spirit' to IP integration
Consortium brings 'Spirit' to IP integration
By Michael Santarini, EE Times
June 3, 2003 (9:19 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030603S0022
ANAHEIM, Calif. A new silicon intellectual property (IP) consortium, called Spirit (Structure for Packaging, Integrating, and Re-using IP within Tool flows), was launched Monday (June 2) at the Design Automation Conference (DAC) here. The consortium aims to ensure IP metadata can be easily transferred between IP vendors, EDA companies, semiconductor and systems companies.
Related News
- Mentor Graphics Platform Express is the First Platform-Based Design Solution to Support The SPIRIT Consortium's New Specification
- 'Spirit' consortium claims progress on IP tool
- Synopsys' coreAssembler Reduces Time and IP Integration Risk for Spirit-Compliant IP
- Spirit consortium releases IP integration standard
- NEDO Approves Rapidus' FY2024 Plan and Budget for "Research and Development of 2nm-generation semiconductor integration technology and short TAT manufacturing technology based on Japan-US collaboration"
Breaking News
- Micon Global and Silvaco Announce New Partnership
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
Most Popular
E-mail This Article | Printer-Friendly Page |