English
CEO interview: Coby Hanoch, Weebit Nano on ReRAM for AI
By Nick Flaherty, eeNews Europe (August 13, 2024)
Embedded chip developers are facing a major challenge. Non-volatile flash memory no longer scales below 28nm, and there is no established alternative. For many years, this didn’t matter.
But now the development of in memory computing and neuromorphic AI architecture is driving significantly higher demand for memory on leading edge process technologies, Coby Hanoch, CEO of Weebit Nano tells Nick Flaherty of eeNews Europe.
One technology proposed for next generation microcontrollers is resistive RAM (ReRAM), which for Weebit has been in development for nearly a decade using technology from French research lab CEA-Leti.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Weebit Nano and DB HiTek tape-out ReRAM module in DB HiTek's 130nm BCD process
- Weebit Nano to present test results of ReRAM performance on GlobalFoundries 22FDX® wafers at FMS 2024
- Weebit Nano and Efabless collaborate to enable easy, affordable prototyping of innovative SoC designs
- Q3 FY24 Quarterly Activities Report: Weebit Nano advancing negotiations with partners and customers; demonstrates ReRAM robustness
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models