ChipIdea Intensifies USB/AFE/PHY IP Platform Development
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
May 30, 2003
USB Platform Development Team
Chipidea is expanding its engineering team to further accelerate the development of the highly successful USB IP platform.
From just 10 engineers about one year ago, there are now over 30 engineers combining a complete set of competencies encompassing Modelling, Digital Design, Analog Design, Physical Design and Verification.
Customized USB IP Solutions
Chipidea develops competitive USB IP solutions in some of the world leading foundries. Specific solutions include on-core LDO module as well access to PLL and BGR for other analog functions. Table. Customized USB IP Solutions
PRODUCTS | PROCESS | MATURITY | SPEED |
USB 1.1 AFE | UMC0.18um | In Silicon | LS, FS |
USB 2.0 AFE | UMC0.18um | In Silicon | LS, FS, HS |
USB 2.0 FS OTG | CSM 0.18um | Design Verified | LS, FS |
USB 2.0 PHY | UMC0.25um, UMC0.18um | Design Verified | LS, FS, HS |
USB 2.0 PHY | Tower 0.18um | In Silicon | LS, FS, HS |
USB 2.0 PHY | SMIC 0.18um | In Development | LS, FS, HS |
USB2.0 OTG Phy | UMC0.18um, TSMC0.18um | In Development | LS, FS, HS |
USB 2.0 OTG LPC | UMC 0.18um | In Development | LS, FS, HS |
Chipidea USB Key Advantages
- IP Core with one of the smallest footprints on the market
- IP Core with the lowest power consumption on the market
- Competitive pricing and flexible business models
- Excellent Post-sale services and customer support
Chipidea At A Glance
- Founded in 1997
- Privately held
- 132 Employees
- Headquartered in Porto Salvo, Portugal
- 4 Design Centers (in China, Poland, Porto-Portugal, TagusPark-Portugal)
- 5 Direct Sales Offices (one in France, three in US and one in Asia-Pacific)
- Cooperation with Tower, Chartered, UMC, SMIC, TSMC
- Design and Test Capabilities
- Developed 300 IPs using 40 different CMOS technologies from 0.35um to 90nm.
- Europe's 32nd Fastest Growing Small-to- Medium Sized Business
- Won the Gold Start Award of a World Quality Commitment Paris 2003
- Member of VSI Alliance
- Member of D&R
- Member of VCX
|
Related News
- PLDA Announces Industry's First SuperSpeed USB Host Bus Adapter Development Platform
- Chipidea Achieves Certification for USB High-Speed PHY IP on Chartered’s 90nm and 65nm Customer-ready Technologies
- Chipidea Delivers First TSMC Qualified USB High-Speed PHY IP on 65nm GP Process Technology
- Chipidea's New USB PHY Architecture for 1.8V Devices Offers Industry's Lowest Power Consumption for SoC Designers
- QuickLogic Ships the First ArcticLink Solution Platform, with Fully Integrated USB 2.0 High Speed On-the-Go Controller and PHY
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |