7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
EXTOLL collaborates with PsiQuantum as a Key Partner for High-Speed SerDes IP
Mannheim, Germany -- September 10, 2024 — EXTOLL, a leading provider of high-speed and ultra-low-power SerDes and Chiplet connectivity, has been selected by PsiQuantum as a key SerDes IP block supplier for its digital ASIC development.
“This collaboration emphasizes EXTOLL´s strength in ultra-low power design, particularly in the GF22FDX process geometry. We are happy and honored to jointly work with PsiQuantum a renowned industry leader on Quantum computing”, says Dirk Wieberneit, CEO of EXTOLL.
EXTOLL´s IP is optimized to deliver highest speeds at smallest footprint and lowest power consumption, enabling a super energy-efficient solution for chiplet-based systems. The SerDes IP core supports line speeds up to 32 Gbps per lane and comes with generic support of various protocols and availability in GF12 - GF22nm process nodes.
Please address your inquiries to sales@extoll.com and visit our website at www.extoll.com
|
Related News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- EXTOLL collaborates with BAE Systems as a Key Partner for High-Speed SerDes IP
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
- Alphawave IP Receives Prestigious 2021 TSMC OIP Partner of the Year Award for High-Speed SERDES IP
- Alphawave IP Receives Prestigious 2020 TSMC OIP Partner of the Year Award for High-Speed SerDes IP
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |