VyperCore plans 5nm RISC-V server chip and card
By Nick Flaherty, eeNews Europe
VyperCore in Bristol is aiming to design and sell a 5nm chip and card for the server market to accelerate existing software.
For this, VyperCore is ramping up recruitment of hardware and software engineers, looking to double its team of 17 in Bristol and Cambridge over the next few months.
“We are a processor company and we are promising a 5x speed up without changing a line of code with memory safety in hardware,” said Russell Haggar, co-founder, CEO and chair of VyperCore. “This can be inside every CPU from a toaster to a server.”
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Scaleway launches its RISC-V servers in the cloud, a world first and a firm commitment to technological independence
- Alibaba Cloud Unveils New Server Chips to Optimize Cloud Computing Services
- Esperanto Technologies Plans Energy-Efficient Chips for Artificial Intelligence and Machine Learning, based on the open RISC-V standard
- RISC-V in Space Workshop 2025 in Gothenburg
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset