JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
ARLINGTON, Va., USA – SEPTEMBER 23, 2024 – JEDEC Solid State Technology Association, the global leader in standards development for the microelectronics industry, today announced the publication of two new standards supporting Compute Express Link® (CXL®) technology. These additions complete a comprehensive family of four standards that provide the industry with unparalleled flexibility to develop a wide range of CXL memory products. All four standards are available for free download from the JEDEC website.
JESD319: JEDEC® Memory Controller Standard – for Compute Express Link® (CXL®) defines the overall specifications, interface parameters, signaling protocols, and features for a CXL® Memory Controller ASIC. Key aspects include pinout reference information and a functional description that includes CXL interface, memory controller, memory RAS, metadata, clocking, reset, performance, and controller configuration requirements. JESD319 focuses on the CXL 3.1 based direct attached memory expansion application, providing a baseline of standardized functionality while allowing for additional innovations and customizations.
Ad |
CXL 2.0 Integrity and Data Encryption Security Module Compute Express Link (CXL) 3.1 Controller CXL 3.0 IP |
JESD325: JEDEC® Memory Device Management Standard – for Compute Express Link® (CXL®) provides a reference specification for systems and device management capabilities found in CXL memory devices. It targets field-replaceable CXL memory devices based on PCIe Gen 5 and is compliant with the CXL 2.0 Specification or later. Key topics covered include:
- Management Interface Requirements (Physical layer, Transport Layer, and Protocol Layer)
- Security Requirements (Signature and Hashing Algorithms, Secure Boot, Secure FW Update, SPDM)
- Requirements for Management Sensors and Controls
- Thermal Management Requirements
- FRU Vital Product Data content requirements
JESD319 and JESD325 join JEDEC’s previously published standards on this topic: JESD317A: JEDEC® Memory Module Reference Base Standard – for Compute Express Link® (CXL®) and JESD405-1B: JEDEC® Memory Module Label – for Compute Express Link® (CXL®).
“With the publication of JESD319 and JESD325, JEDEC has completed a robust family of standards in support of CXL technology,” said Mian Quddus, JEDEC Board of Directors Chairman. “This suite of JEDEC standards offers the industry the flexibility to develop a wide range of CXL memory products, from fully JEDEC-compliant devices to highly differentiated solutions that adhere to essential management standards.”
About JEDEC
JEDEC is the global leader in the development of standards for the microelectronics industry. Thousands of volunteers representing over 350 member companies work together with more than 100 JEDEC committees and task groups to meet the needs of every segment of the industry, for manufacturers and consumers alike. The publications and standards generated by JEDEC committees are accepted throughout the world. All JEDEC standards are available for download from the JEDEC website. For more information, visit https://www.jedec.org.
|
Related News
- JEDEC® Announces Publication of Compute Express Link® (CXL®) Support Standards
- CXL Consortium Announces Compute Express Link 3.1 Specification Release
- JEDEC Publishes New Standard to Support CXL Memory Module Implementation
- CXL Consortium Releases Compute Express Link 3.0 Specification to Expand Fabric Capabilities and Management
- CXL Consortium Showcases First Public Demonstrations of Compute Express Link Technology at SC21
Breaking News
- JEDEC® Adds to Suite of Standards Supporting Compute Express Link® (CXL®) Memory Technology with Publication of Two New Documents
- Analog Bits to Demonstrate Power Management and Embedded Clocking and High Accuracy Sensor IP at the TSMC 2024 Open Innovation Platform Ecosystem Forum
- VyperCore plans 5nm RISC-V server chip and card
- Comcores and Extoll successfully completed the interoperability test of Comcores JESD204C IP core and Extoll SerDes PHY
- Alphawave Semi - Interim results for the six months ended 30 June 2024
Most Popular
- Joachim Kunkel Joins Arteris Board of Directors
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- Intel and AWS Expand Strategic Collaboration, Helping Advance U.S.-Based Chip Manufacturing
E-mail This Article | Printer-Friendly Page |