GenAI v1-Q launched with 4 bits Quantization support to accelerate larger LLMs at the Edge
The new version brings a 276% speed increase for the top LLMs in low-cost systems, while maintaining their intelligence.
Spain, September 24, 2024 -- Raiderchip has presented a new HW accelerator product adding 4-bits and 5-bits Quantization support (Q4_K and Q5_K) to the extraordinary efficiency of the base GenAI v1. The new Generative AI LLM hardware accelerator runs inside FPGA devices, and is ideal for boosting their capabilities with low-cost DDR and LPDDR memories, incrementing inference speed by 276%.
GenAI v1-Q running the Llama 2-7B LLM model with 4 bits Quantization on a low-cost Versal FPGA with LPDDR4 memory
The new acceleration engine increases not only inference speed but also lowers memory requirements by up to 75%, allowing the largest and most intelligent LLM models to fit into smaller systems, lowering the overall cost, while keeping real-time speed, and also reducing energy consumption. All of this with minimal impact on model accuracy and intelligence perception.
The GenAI v1-Q, which like its predecessor is already available for a wide range of FPGAs, aims to expand the range of available features. In the words of its CTO, Victor Lopez, ‘We seek to offer maximum flexibility to our customers, with highly configurable hardware that allows them to balance criteria such as accuracy, inference speed, model size, unit cost of hardware, or energy consumption goals according to their needs, finding the perfect balance that best fits their objectives.’
The current demonstrator accelerates the 4 bits quantized Meta’s Llama 2-7B using barely 4 GB of memory, whereas the vanilla version requires 16 GB of DDR.
Companies interested in trying the GenAI v1-Q may reach out to Raiderchip for access to our demo or a consultation on how our IP cores can accelerate their AI workloads.
More information at https://raiderchip.ai/technology/hardware-ai-accelerators
|
Related News
- RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
- RaiderChip raises 1 Million Euros in seed capital to market its innovative generative AI accelerator: the GenAI v1.
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- Ceva Expands Embedded AI NPU Ecosystem with New Partnerships That Accelerate Time-to-Market for Smart Edge Devices
- Synopsys and SiMa.ai Announce Strategic Collaboration to Accelerate Development of Automotive Edge AI Solutions
Breaking News
- Ceva and Sharp Collaborate on "Beyond 5G" IoT Terminals
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
- intoPIX Expands its offering for Medical, Human & Machine Vision Applications with TicoRAW & JPEG-XS on Lattice Low-Power FPGAs
- CAST Releases First Commercial SNOW-V Stream Cipher IP Core
- eMemory and PUFsecurity Launch World's First PUF-Based Post-Quantum Cryptography Solution to Secure the Future of Computing
Most Popular
- Semiconductor Industry Faces a Seismic Shift
- Interview with Xiphera CEO - Adapting to Market Changes
- SkyWater to Acquire Infineon's Austin Fab and Establish Strategic Partnership to Expand U.S. Foundry Capacity for Foundational Chips
- Ceva Unveils Latest High-Performance, High-Efficiency Communication DSPs for Advanced 5G and 6G Applications
- Baya Systems and Semidynamics Collaborate to Accelerate RISC-V System-on-Chip Development
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |