Certus Semiconductor releases I/O library in TowerJazz's 65nm process
September 25, 2024 -- Certus is excited to announce that its 1.2V/3.3V wire-bond I/O library in TowerJazz’s 65nm process is silicon-verified, and exceeding expectations.This is a Foundation I/O library featuring 8kV HBM and >500V CDM ESD protection, standard, in all I/O’s and Powers, ensuring robust reliability in challenging environments. The library’s compact footprint (70x100um), crafted explicitly for space-efficient designs, makes it ideal for applications where size is critical.
The library offers a robust GPI-LVDS combo cell, with six drive strength settings and an impressive 1.2Gbps transmit and receive speeds, all contained within a footprint of two standard I/O cells (140 x100um). Additionally, to its role as a versatile LVDS TX or RX front-end, the cell can also act as two separate selectable TTL-compliant General-Purpose Inputs (GPI), which optimizes production testing efficiency.
The Library 3.3V GPIO (General Purpose Input Output) functionality supports standard LVCMOS features and frequencies up to 100MHz for transmission and 270MHz for receiving, with selectable 50kΩ/pull-up/pull-down resistors for enhanced integration flexibility.
The Library 3.3V to 5V ODIO (Open-Drain Input Output) ensures seamless compatibility with I2C protocols in both 3.3V and 5V system buses.
Supporting the digital features is a full set of 1.2V and 3.3V analog I/O’s. Also featured is an RF cell with <290fF self-capacitance (including Bondpad) and high 8kV ESD protection. If your design requires an array of fill, corner, or break cells, this library offers a flexible array of options for padring construction, accommodating diverse design goals.
Feel free to reach out to a Certus representative for more information!
|
Certus Semiconductor Hot IP
Related News
- Himax Imaging chooses TowerJazz Panasonic Semiconductor's State of the Art 65nm process with Outstanding 1.12µm Pixel for its Next Generation Cameras for Smart Phone Applications
- eMemory's Embedded MTP Solution Passes Verification in 65nm Process Node
- Synopsys' IC Validator Certified by GLOBALFOUNDRIES for 28-nm, 40-nm and 65-nm Design
- NSCore's One-Time Programmable Memory Completes Qualification at TSMC 65nm and 0.18um Technologies
- Synopsys' DesignWare Audio IP Achieves First-Pass Silicon Success in Leading 65-nm and 55-nm Process Technologies
Breaking News
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
- Introducing a Versatile 1G Ethernet PHY IP Core with BroadR-Reach™ Technology for Automotive and Industrial Applications
- Silvaco Expands its Victory TCAD and Digital Twin Modeling Platform to Planar CMOS, FinFET and Advanced CMOS Technologies
- GenAI v1-Q launched with 4 bits Quantization support to accelerate larger LLMs at the Edge
Most Popular
- RAAAM Memory Technologies and NXP Semiconductors Announce Collaboration to Implement High Density On-Chip Memory
- Synopsys Enters Definitive Agreement with Keysight Technologies For Sale of Optical Solutions Group
- VyperCore plans 5nm RISC-V server chip and card
- Alphawave Semi - Interim results for the six months ended 30 June 2024
- XtremeSilica Successfully Ships First SDRAM Controller for Tapeout GF40nm
E-mail This Article | Printer-Friendly Page |