Silvaco Expands its Victory TCAD and Digital Twin Modeling Platform to Planar CMOS, FinFET and Advanced CMOS Technologies
SANTA CLARA, Calif., Sept. 24, 2024 -- Silvaco Group, Inc. (Nasdaq: SVCO, “Silvaco” or the “Company”), a provider of TCAD, EDA software, and SIP solutions that enable semiconductor design and digital twin modeling through AI software and innovation, today announced that its 2024 TCAD Baseline Release simulation platform with digital twin modeling, provides support for planar CMOS, FinFET and Gate-All-Around (GAA) transistor technologies, enabling semiconductor companies to accelerate technology development.
Silvaco’s latest TCAD technology platform, enables advanced CMOS Process and Device simulation to support the development of next-generation semiconductor devices. This platform boosts performance, yield and efficiency across the evolving semiconductor design and manufacturing landscape. The solution enables highly accurate 3D process simulation, using digital twin-like precision and integrates stress simulation to model deformed structures. Additionally, the platform supports cryogenic applications through an atomistic quantum transport approach, enabling straightforward modeling of transistor structures down to 1 Kelvin.
“Our TCAD platform has gained significant traction in the Display, Photonics, Memory and Power Semiconductor markets, where our solutions have been instrumental in driving innovation and enhancing performance,” said Dr. Babak Taheri, Chief Executive Officer, Silvaco. “We have now extended our comprehensive suite of tools to the advanced CMOS market, enabling next-generation advancements in technologies to address growing markets such as foundries, 5G, AI and high-performance computing. Our newly released TCAD platform has been utilized by a strategic customer for the past few years and is now available for broad market adoption. This new capability for advanced CMOS technology enables customers to accelerate their technology development with significant cost savings.”
"Nanotechnology, like GAA, exhibits advanced quantum physical effects," said Tillmann Kubis, Associate Professor in the Elmore Family School of Electrical and Computer Engineering at Purdue University. "Over the past six years, our team of scientists has collaborated with Silvaco to enable the simulation of full devices, such as nanowires and GAAs, powered by NEMO5 which is an NEGF-based atomistic quantum transport simulation tool developed at Purdue and licensed by Silvaco. This collaboration is now enabling Silvaco’s TCAD simulation performance with atomistic accuracy."
“This latest release of our TCAD platform is the culmination of years of intensive development, refinement and industry collaboration in order to meet the demanding needs of designing in advanced CMOS process technologies,” said Eric Guichard, Senior VP and General Manager TCAD Business Unit, Silvaco. “The latest release of our TCAD platform now incorporates digital twin modeling for CMOS technologies, as well as atomistic simulation technologies to provide a highly competitive and attractive alternative solution for semiconductor companies designing in advanced Planar CMOS, FinFET and emerging GAA process technologies.”
About Silvaco
Silvaco is a provider of TCAD, EDA software, and SIP solutions that enable semiconductor design and digital twin modeling through AI software and innovation. Silvaco’s solutions are used for semiconductor and photonics processes, devices, and systems development across display, power devices, automotive, memory, high-performance compute, foundries, photonics, internet of things, and 5G/6G mobile markets for complex SoC design. Silvaco is headquartered in Santa Clara, California, and has a global presence with offices located in North America, Europe, Brazil, China, Japan, Korea, Singapore, and Taiwan.
|
Related News
- Faraday Adds Video Interface IP to Support All Advanced Planar Nodes on UMC Platform
- Cadence Unveils Millennium Platform - Industry's First Accelerated Digital Twin Delivering Unprecedented Performance and Energy Efficiency
- GUC Tapes Out Complex 3D Stacked Die Design on Advanced FinFET Node Using Cadence Integrity 3D-IC Platform
- Siemens' Calibre platform now certified for Samsung's advanced 3nm process technology
- Siemens' Calibre platform expands early design verification solutions
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |