EnSilica joins TSMC Design Center Alliance
September 26, 2024 -- EnSilica, a leading chip maker of mixed signal ASICs (Application Specific Integrated Circuits), is pleased to announce that it has joined the Design Center Alliance ("DCA") of the Taiwan Semiconductor Manufacturing Company's ("TSMC") Open Innovation Platform® ("OIP").
TSMC's DCA programme focuses on chip implementation service and system level design solution enablement to lower the design barriers for customers adopting TSMC technology.
EnSilica's partnership with TSMC through the DCA programme strengthens EnSilica's value in enabling the next-generation of system-on-chips (SoCs), ranging from mixed signal devices for industrial and automotive applications to communications and edge artificial intelligence (AI) chips using TSMC's most advanced process technologies.
The TSMC Open Innovation Platform initiative is the industry's most comprehensive design ecosystem that includes all critical integrated circuit implementation areas to reduce design barriers and improve first-time silicon success. The OIP actively promotes the speedy implementation of innovation amongst the semiconductor design community, enabling semiconductor designers to harness TSMC's leading process and 3DFabric technologies to reach an entirely new level of performance and power efficiency for the next-generation artificial intelligence (AI), high-performance computing (HPC), and mobile applications.
Ian Lankshear, Chief Executive Officer of EnSilica, commented:
"Joining the TSMC DCA programme marks a significant achievement for EnSilica. Our deep expertise in mixed signal and RF design, combined with TSMC's advanced technology, positions us to deliver unparalleled solutions to our mutual customers."
Dan Kochpatcharin, Head of Ecosystem and Alliance Management Division at TSMC, commented:
"We are pleased to welcome EnSilica to the TSMC OIP Design Center Alliance, providing value-added service and solutions in enabling semiconductor design using TSMC's advanced process technologies. TSMC is committed to collaborating with our OIP ecosystem partners, including EnSilica, to empower customers in achieving their design goals and quickly bringing their innovation to market."
About EnSilica
EnSilica is a leading fabless design house focused on custom ASIC design and supply for OEMs and system houses, as well as IC design services for companies with their own design teams. The company has world-class expertise in supplying custom RF, mmWave, mixed signal and digital ICs to its international customers in the automotive, industrial, healthcare and communications markets. The company also offers a broad portfolio of core IP covering cryptography, radar, and communications systems. EnSilica has a track record in delivering high quality solutions to demanding industry standards. The company is headquartered near Oxford, UK and has design centres across the UK and in Bangalore, India and Porto Alegre, Brazil.
|
EnSilica Ltd. Hot IP
Related News
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
- Sevya joins TSMC Design Center Alliance
- MOSCHIP joins TSMC Design Center Alliance
- Silicon Topology Joins TSMC Design Center Alliance (DCA)
- Synapse Design, a QuEST Global Company, joins TSMC Design Center Alliance (DCA)
Breaking News
- Alphawave Semi Wins Fifth Consecutive TSMC OIP Ecosystem Forum Partner of the Year Award
- SIAE Microelettronica Selects Ensilica as Key Partner to Design ASICs for Next-Generation Telecom Equipment
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- TSMC and Cadence Collaborate to Deliver AI-Driven Advanced-Node Design Flows, Silicon-Proven IP and 3D-IC Solutions
Most Popular
- RAAAM Memory Technologies and NXP Semiconductors Announce Collaboration to Implement High Density On-Chip Memory
- Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
- Alphawave Semi and InnoLight Extend PCIe over Optics Collaboration with Demonstration of 128Gbps Gen 7.0 over Low Latency Linear Pluggable Optics at ECOC 2024
- Introducing a Versatile 1G Ethernet PHY IP Core with BroadR-Reach™ Technology for Automotive and Industrial Applications
- Certus Semiconductor releases I/O library in TowerJazz's 65nm process
E-mail This Article | Printer-Friendly Page |