GNSS (GPS, Galileo, GLONASS, Beidou3, QZSS, SBAS) Ultra-low power RF Receiver IP
Logic Design Solutions launches Gen4 NVMe host IP
France, Gournay sur Marne --November 4 2024 – The Gen4 NVME-HOST-IP on Artix Ultra Scale Plus of Logic Design Solutions is now available.
It enables random access, sequential access and multi-user access.
FAT32/EXFAT file system working in RAID0 is available as an option.
To show these features, several demos, from which customers can re-use to start their project, are ready to use :
- Sequential access with one disk with or without FAT32/EXFAT.
- Random access evaluation.
- Simultaneous write access and read access (Multi users).
- CPU (C Source code provided) or State Machine (VHDL provided) Demo.
All of these features in one single IP at PCIe Gen4 speed !
|
Logic Design Solutions Hot IP
Related News
- Logic Design Solutions launches an EXFAT IP Soft Core for NVMe Host
- Logic Design Solutions launches a new version of its NVMe HOST IP Targeting embedded recorder systems
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Logic Design Solutions Introduces the first NVMe Host IP on PolarFire FPGA
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |