English
Logic Design Solutions launches Gen4 NVMe host IP
France, Gournay sur Marne --November 4 2024 – The Gen4 NVME-HOST-IP on Artix Ultra Scale Plus of Logic Design Solutions is now available.
It enables random access, sequential access and multi-user access.
FAT32/EXFAT file system working in RAID0 is available as an option.
To show these features, several demos, from which customers can re-use to start their project, are ready to use :
- Sequential access with one disk with or without FAT32/EXFAT.
- Random access evaluation.
- Simultaneous write access and read access (Multi users).
- CPU (C Source code provided) or State Machine (VHDL provided) Demo.
All of these features in one single IP at PCIe Gen4 speed !
|
||||||
Logic Design Solutions Hot IP
Related News
- Logic Design Solutions launches an EXFAT IP Soft Core for NVMe Host
- Logic Design Solutions launches a new version of its NVMe HOST IP Targeting embedded recorder systems
- Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Logic Design Solutions Introduces the first NVMe Host IP on PolarFire FPGA
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
|
E-mail This Article | 
|
|
Printer-Friendly Page |