CXL Update Emphasizes Security
By Gary Hilson, EETimes (January 3, 2025)
The latest point release to the Compute Express Link specification aims to optimize monitoring and management and enhance functionality for operating systems and applications—all while extending security.
The updates reflect the rapid growth of AI in the data center, even though the coherent connectivity protocol was conceived before the AI boom took off, Anil Godbole, CXL Consortium marketing working group co-chair, said in a briefing with EE Times.
The latest CXL update, CXL 3.2, adds several monitoring and management capabilities, including a CXL hot-page monitoring unit (CHMU) for memory tiering, common event record, compatibility with PCIe management message pass through (MMPT) and CXL online firmware (FW) activation.
E-mail This Article | Printer-Friendly Page |
Related News
- CXL Consortium Announces Compute Express Link 3.2 Specification Release
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Paul Williamson on Edge AI, Llama 3.2 on Arm
- Production Proven USB 3.2 Gen1/Gen2 IP Cores to ensure a seamless throughput for Next-Gen SoCs available for Immediate licensing
- Unlocking Lightning-Fast Data Transfer: USB 3.2 Gen2x2 total solution for Host and Device functionalities in 28nm HPC+ technology
Breaking News
- Ceva Expands Embedded AI NPU Ecosystem with New Partnerships That Accelerate Time-to-Market for Smart Edge Devices
- QuickLogic Announces Strategic Process for SensiML
- Ceva Embedded AI NPUs Gain Traction in AIoT and MCU Markets, with Multiple Customer Wins and Enhanced AI Software Studio
- Secure-IC's worldwide leading safe & secure automotive solutions achieve a new breakthrough: Securyzr™ S700 neo series reach ASIL-D grade
- UMC Reports Sales for December 2024