RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
By Anton Shilov, EETimes (January 13, 2025)
—Second in a three-part series. You can read the first article here
While there are hundreds of companies that adopt Arm technology, not many of them develop their own custom cores. Something similar will likely happen in the case of RISC-V: companies that need a very specific core and control of their firmware and software stack will be more inclined to design a core from scratch.
For example, Seagate and Western Digital use custom RISC-V cores for their storage controllers. Companies that need to run a lot of off-the-shelf software will prefer off-the-shelf cores or even Arm or x86 CPUs.
“Designing your own core can make sense in certain niche/edge cases,” Ian Ferguson, senior director at SiFive, told EE Times. “At a high level, this is driven by whether you need to customize instructions or have a specific design to own the entire software stack for competitive differentiation reasons.”
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- SiFive Empowers AI at Scale with RISC-V Innovation
- UPMEM selects Semidynamics RISC-V AI IP for Large Language Model Application
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset