Creonic Introduces Doppler Channel IP Core
Kaiserslautern, Germany, January 14, 2025 - Creonic GmbH, the leading provider of cutting-edge communications IP cores, proudly announces the release of its Doppler Channel IP core. Designed to meet the growing demand for efficient and accurate Doppler shift emulation in Low Earth Orbit (LEO) communication systems, this innovative solution accelerates system performance evaluation while maintaining exceptional accuracy.
The Creonic Doppler Channel IP core generates Doppler shift frequencies by precisely adjusting the phase of signal samples in real-time. The IP core supports orbital heights ranging from 200 to 2000 km and accommodates carrier frequencies in L-band (S-band, X-band and Ka-band on request) making it ideal for modern LEO communication scenarios.
Related |
Doppler Channel IP Core |
With a throughput of up to 0.62 GSPS at 620 MHz and a latency of just 78.98ns, the Doppler Channel IP core ensures fast and reliable processing. Its design-time configuration and use of the fast inverse square root algorithm enhance accuracy while keeping complexity and power consumption low. Applications for this IP core include LEO digital communication systems where accurate Doppler channel modeling is required. The hardware-based approach significantly reduces runtime compared to traditional software based methods, achieving results in a fraction of the time.
Seamless integration is made possible through AXI4- Stream handshaking interfaces, and the core is compatible with ASIC and FPGA technologies, including platforms from AMD Xilinx, Intel Altera and Microchip.
|
Creonic Hot IP
Related News
- Enhancements to Creonic's DVB-S2X IP Cores for Greater Flexibility and Performance
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Packetcraft Delivers Bluetooth Software Enabling Channel Sounding to Early Access Licensees
- Creonic GmbH Introduces Fast Fourier Transform IP Core
- AccelerComm Launches PUSCH Channel Simulator for 5G L1 Performance Evaluation
Breaking News
- Creonic Introduces Doppler Channel IP Core
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
- YorChip and ChipCraft announce low-cost, high-speed 200Ms/s ADC Chiplet
- SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
Most Popular
- Imagination pulls out of RISC-V CPUs
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- BrainChip Brings Neuromorphic Capabilities to M.2 Form Factor
- RISC-V in AI and HPC Part 1: Per Aspera Ad Astra?
- Synopsys Responds to the European Commission Approving its Proposed Acquisition of Ansys in Phase 1
E-mail This Article | Printer-Friendly Page |