Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
Munich, Germany, and Oxford, UK – 28th January, 2025 – Codasip GmbH and RED Semiconductor International Ltd have signed a Memorandum of Understanding (MoU) to collaborate on developing advanced AI acceleration technologies.
Under the MoU, RED will leverage the Codasip Studio processor design tools to integrate its VISC technology as an accelerator for Codasip RISC-V cores.
RED’s AI accelerators will also be demonstrated and sold with Codasip’s RISC-V processors.
Versatile Intrinsic Structured Computing (VISC) is an innovation in processor IP by RED Semiconductor. VISC transforms real-time data processing for AI, cryptography, and sensor-driven applications through unparalleled abstraction, parallelism, and acceleration. It delivers a new paradigm for performance and efficiency. VISC is expected to accelerate key algorithms up to 100x. Evaluation, including benchmarking, is now available for lead customers.
Codasip is a processor technology company enabling system-on-chip developers to differentiate their products for competitive advantage. Customers leverage the transformational potential of the open RISC-V ISA in a unique way through Codasip’s Custom Compute offering.
“RED will develop its VISC AI accelerators in CodAL, our C-based processor description language that allows easy customisation and tight integration with our CPUs,” said Jamie Broome, Chief Product Officer at Codasip. “By using Codasip Studio for their design, they will have access to both a hardware development kit including RTL and a UVM test bench, plus a software development kit including a complete LLVM tool chain.”
For more information:
- Codasip: www.codasip.com
- RED Semiconductor: www.redsemiconductor.com
|
Related News
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
Breaking News
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
- intoPIX and EvertzAV Strengthen IPMX AV-over-IP Interoperability with Groundbreaking JPEG XS TDC Compression Capabilities at ISE 2025
- TeraSignal Demonstrates Interoperability with Synopsys 112G Ethernet PHY IP for High-Speed Linear Optics Connectivity
- Quadric Opens Subsidiary in Japan with Industry Veteran Jan Goodsell as President
Most Popular
- Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
- 创飞芯宣布其反熔丝一次性可编程(OTP)技术在90nm BCD 工艺上实现量产
- Alphawave Semi to Showcase Innovations and Lead Expert Panels on 224G, 128G PCIe 7.0, 32G UCIe, HBM 4, and Advanced Packaging Techniques at DesignCon 2025
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Mixel Announces the Opening of New Branch in Da Nang, Vietnam
E-mail This Article | Printer-Friendly Page |