Axiomise Launches footprint, Area Analyzer for Silicon Design
LONDON––February 6, 2025––Axiomise, the leading provider of cutting-edge formal verification solutions, today launched footprint™, an efficient and fast area analyzer solution designed to transform power, performance and area (PPA) optimization for silicon design.
PPA has become an even bigger challenge than it was previously, a result of larger AI/ML hardware designs. footprint, powered by the new Axiomiser™ platform, discovers redundant gates and registers in complex system on chips (SoCs) that consume power but are never used. The area analyzer solution finds component-level granularity to precisely identify which design components never get used while still consuming power. Synthesis solutions cannot always clean out the redundant area.
“footprint is a key step in realizing our vision of making formal normal,” remarks Dr. Ashish Darbari, Founder and CEO of Axiomise. “This powerful tool provides architects and designers with a quick feedback loop during design bring-up, enabling them to exhaustively analyze silicon waste while optimizing for power and performance.”
Axiomise will showcase footprint at DVCon U.S. 2025 as a Silver Sponsor in Booth #102 from Monday, February 24, through Wednesday, February 26, at the Doubletree by Hilton Hotel in San Jose, Calif. Dr. Darbari and his team will be available to answer questions and discuss the latest advancements in formal verification. To schedule a demo or a meeting, contact info@axiomise.com.
About footprint
footprint is a pioneering, vendor-neutral, end-to-end solution designed to identify unused or underutilized components of silicon. With an agile, interactive and user-centric interface, it enables rapid model refinement. Successfully tested on more than 80 designs, including processors, GPUs, communication IP, NoCs, footprint works with any formal verification tool to generate clear, easy-to-read reports while surpassing traditional reachability and structural coverage analysis.
For a limited time, footprint is available to try at no cost. Pricing available upon request. For more information on footprint, check: www.axiomise.com/footprint.
About Axiomise
Axiomise is accelerating formal verification adoption through its unique combination of training, consulting, services and specialized verification solutions for RISC-V. Axiomise was founded by Dr. Ashish Darbari, FBCS, FIETE, DPhil (Oxford), who has been a formal verification practitioner for more than two decades with 67 patents in formal verification and over 85 publications.
|
Related News
- Axiomise launches Essential Introduction to Practical Formal Verification Training
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
- Axiomise Names Two Executives to Newly Formed Technical Advisory Board
- Axiomise Heads to Silicon Valley Next Week for RISC-V Summit North America
- Synopsys and Samsung Foundry Boost Power, Performance and Area for Modern SoCs on Samsung's SF2 Process
Breaking News
- Axiomise Launches footprint, Area Analyzer for Silicon Design
- Ceva-Waves Wi-Fi 6 IP Powers WUQI Microelectronics Wi-Fi/Bluetooth Combo Chip
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- Mirabilis Design Adds System-Level Modelling Support for Industry-Standard Arteris FlexNoC and Ncore Network-on-Chip IPs
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |