Logic Fruit Technologies Releases High-Speed Interface IPs Stack for Advanced Computing
New Delhi -- March 10, 2025 – Logic Fruit Technologies, a leading provider of cutting-edge FPGA-based solutions, proudly announces the release of its latest High-Speed Interface IP stack, including PCIe Gen6 Controller IP, PCIe Gen6 PHY IP, and CXL 3 Controller IP.
These high-performance solutions enable seamless data transfer, ensuring reliability, scalability, and efficiency for next-generation computing applications such as AI/ML, data centers, and high-performance networking.
Next-Gen PCIe and CXL Solutions for High-Speed Applications
Logic Fruit’s new IP portfolio addresses the growing demand for high-speed, low-latency, and reliable interconnect solutions in modern computing environments.
- PCIe Gen6 Controller IP – Supporting PCIe 6.x standards, this controller IP delivers up to 64 GT/s per lane with enhanced Reliability, Availability, and Serviceability (RAS) features. Designed for Root Port and Endpoint configurations, it enables multi-channel packet processing and ensures data integrity in high-speed applications like HPC, AI, and cloud computing.
- PCIe Gen6 PHY IP – Built for high-speed data transfer, the PCIe Gen6 PHY IP integrates PAM4 signaling for efficient and reliable communication at 64 GT/s per lane. Its compliance with PCIe base 6.2 standards and support for power management states ensure seamless performance in next-generation storage and AI/ML workloads.
- CXL 3 Controller IP – Offering dual-mode operation (host and device), this IP supports 64 GT/s data rates via the PIPE 6.x interface. It is forward-compatible with CXL 3.x and supports memory caching, latency-optimized mode, and address translation services (ATS), making it ideal for scalable, high-performance computing environments.
Empowering Future-Ready Designs
These high-speed interface IPs are engineered to enhance system performance, reduce latency, and simplify integration across compute-intensive domains. With scalable throughput, configurable link widths, and compliance with the latest PCIe and CXL standards, Logic Fruit Technologies reaffirms its commitment to delivering cutting-edge solutions for evolving data-centric applications.
Logic Fruit Technologies will also announce the release of these High-Speed Interface IPs at Embedded World 2025 in Nuremberg! Join us at Booth #5-421B from March 11-13, 2025, and be part of this milestone moment.
|
Logic Fruit Technologies Hot IP
Related News
- Innosilicon multiple high-speed interface IPs, based on the SMIC 14nm process, R&D and mass production proven
- DFI Group Releases Initial Version of the DFI 5.0 Specification for High-Speed Memory Controller and PHY Interface
- DFI Group Releases Version 3.1 of Its High-Speed Memory Controller and PHY Interface Specification
- DFI Technical Group Releases Latest High-Speed Memory Controller and PHY Interface Specification
- LSI Logic Simplifies High-Speed Serial Interface Design with Expanded Rapidchip Xtreme Family of Platform ASICs
Breaking News
- TSMC March 2025 Revenue Report
- VeriSilicon Unveils a High-Efficiency LCEVC Video Decoder Supporting 8K Ultra HD
- EnSilica Signs MoU with European Satellite Operator
- Ubuntu developer images now available for OrangePi RV2: a low-cost RISC-V SBC
- Hailo Selects Avnet ASIC as Channel Partner for TSMC Silicon Production
Most Popular
- Qualcomm considers buying Alphawave Semi
- Analysts question TSMC-Intel JV plan
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Kandou AI Appoints Srujan Linga as CEO and Amin Shokrollahi as CTO
- Alphawave IP Response to announcement from Qualcomm
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |