Ceva-Waves Bluetooth 5.3 Low Energy Baseband Controller, software and profiles
Battle looms for 'open' 3G basestation interface specs
![]() |
Battle looms for 'open' 3G basestation interface specs
By John Walko, CommsDesign.com
June 20, 2003 (9:30 a.m. EST)
URL: http://www.eetimes.com/story/OEG20030619S0003
LONDON Nokia's attempts to form an open basestation architecture for next generation wireless networks were dealt a major blow this week when five other leading basestation makers agreed to cooperate on the creation of a common public radio interface (CPRI). Ericsson, Siemens, NEC, Nortel and Huawei Technologies are promoting the initiative to create an open-source definition for an interface between the control and radio elements of a basestation. They stress they are not trying to set a standard, but simply setting a common specification for this part of a basestation. The backers said the main benefits of such a move are faster development when introducing new technologies and allowing basestation manufacturers to offer a wider portfolio of products to operators with shorter time to market. This means operators will benefit from a broader choice of products and more flexible solutions, improving the efficiency of network deployment. < P> Nokia claimed similar advantages when it announced, at the February 2002 GSM World Congress, its Open Basestation Architecture Initiative. Companies working with Nokia on the initiative include LG Electronics and Samsung, but key players such as Ericsson and Siemens shied away from a full commitment to Nokia's initiative for an open interface specification. Others, including Nortel, said they are still in discussions with the Finnish group about their efforts. Those backing the CPRI initiative said it "complements current activities in existing standardization organizations (for example, 3GPP/3GPP2)." They also urged others to join the initiative, which plans to introduce products compatible with the specification next year.
Related News
- RMI Corporation Launches Industry's First Quad-Core Multi-Threaded Processor With Integrated Serial RapidIO Interface and IEEE1588 Controller for Wireless Base-Station Markets
- Zero ASIC launches world's first open standard eFPGA product
- Silicon Creations Awarded TSMC's 2024 Open Innovation Platform Partner of the Year for Mixed Signal IP
- CXL Fulfills AI's Need for Open Industry Standard Interconnect
- Analog Bits to Demonstrate Automotive Grade IP's Including a Novel High Accuracy Sensor at TSMC 2023 North America Open Innovation Platform Ecosystem Forum
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |