Virage unveils self-test/repair memory for system-on-chip designs
![]() |
Virage unveils self-test/repair memory for system-on-chip designs
By Semiconductor Business News
July 9, 2001 (12:49 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010709S0045
FREMONT, Calif. -- Virage Logic Corp. today claimed development of the industry's first on-chip self-test and repair memory solution for system-on-chip designs. The STAR (self-test/repair) memory system will lower costs and increase SoC production yields by making embedded memory blocks more intelligent, said the Fremont company. The technology embeds a complete memory test-and-repair function on chip, Virage Logic said. Consequentially, expensive automatic test equipment (ATE) and laser-repair tools are not needed, according to the company. Virage said its design includes three intellectual property (IP) blocks, which work together to create the intelligent, self-repairing embedded memories. The system uses redundancy to replace defective bits, but it also has a dedicated memory test-and-repair processor. The STAR processor automatically accesses each memory location on the SoC design and uses patented self-repair and redundancy allocation algorithms to work around problems, Virage said. The repair data, or "signature," is stored in the STAR fuse box or special registers in the embedded memories. This information can be executed at wafer sort in production facilities or when end equipment is powered up, said Virage. "Adding self-test and repair processing circuits is the third leg in our strategy to improve the yield of devices that use on-chip memory," said Yervant Zorian, Virage's vice president and chief scientist. "Today, you cannot integrate large amounts of SRAM without solving the yield problem, which is a huge burden for one of the fastest growing segments, communications and networking." The STAR SRAM embedded memories is the first in a series of memory system planned by Virage. The SRAM technology is designed for SoC applications up to 4 megabits for a single "instance," said the company. These applications include communication and networking IC products for the Internet infrastructure systems. Currently, there are thre e versions of the STAR SRAM--the 4 Mbit and the 512-kilobit single-port and 256-Kbit dual-port embedded memory compilers. The starting price for the STAR memory system is $170,000 in the United States. Virage said it is pursuing both license fees and royalties per chip shipments.
Related News
- LogicVision Announces Silicon Proven Memory Built-In Self-Test with Repair Capability
- VeriSilicon and MoSys Announce Collaboration to Drive Adoption of 1T-SRAM Embedded Memory Technology for Customer System-on-Chip Designs
- LogicVision and Dolphin Technology Announce Integration of 90nm and 65nm memories with Comprehensive Self-test and Repair Solutions
- Jazz Semiconductor and Legend Design Technology, Inc. Collaborate to Deliver Memory Re-Characterization Capability for Low-Power System-on-Chip Designs
- Micro Memory Unveils the CoSine System-on-Chip for Real Time FPGA-based Signal Processing
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |