New 16-Bit 65dB Dynamic Range Standard Voice Codec with DTMF from ChipIdea
Update: MIPS Technologies Acquires Chipidea (August 27, 2007)
This cell (CI7264ia) is a complete 16-bit voice codec instantiated in 0.35m CMOS and retargetable towards any sub-micron CMOS technology with 2.5V/3V/5V supply. It can be used for voice signal processing applications such as mobile telephony, voice recognition, etc It includes 16bit linear A-to-D and D-to-A conversion, channel filtering, microphone amplifier and speaker preamplifier. The A-to-D and D-to-A converters use oversampling delta-sigma technology. The channel filters are implemented digitally, embedded in the decimation and interpolation filters associated with the converters. Dual Transmit volume control has a range of -30/+45 dB with 1 dB steps. The receive volume control has a range of -52/+10 dB with 1 dB, and 6dB steps for the high attenuation range. The preamp ouput can drive 1Kohm/50pF load. The microphone amplifiers have 4 selectable sensitivities.The data port is 16 bits parallel at 8 kHz sample rates. The master clock runs at 2048KHz Multiple power-down modes are included with less than 10mA of standby current. The cell has a 2.7 sqmm analog active area and 40kgate for digital processing.
|
Related News
- Cambridge Consultants XAP5 core sets new standard for 16-bit processors
- Brite Launches High-Precision 16 bit SAR ADC
- Deal enables MOSIS to offer XAP 16-bit processors
- Cambridge Consultants Unveils New 16-Bit XAP4 Processor Core
- CMX Systems announces unique, embeddable SNMP functionality for CMX-MicroNet TCP/IP stack for 8-bit, 16-bit and DSP processors
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |