Multi-Protocol Engine with Classifier, Look-Aside, 5-10 Gbps
MoSys to port 1T-SRAM-Q technology to UMC's 0.13-micron and 90-nanometer processes
Quad density memory technology to be offered on UMC's advanced logic processes
SUNNYVALE, Calif., July 14, 2003 – MoSys, Inc. (NASDAQ: MOSY) the industry's leading provider of high density SoC embedded memory solutions, today announced it will port its innovative quad density 1T-SRAMÒ-Qä technology to UMC's 0.13-micron and 90-nanometer logic processes. This extends the existing cooperation between the companies to offer additional optimized high-density memory solutions to UMC's foundry customers, which already include the 0.13-micron silicon proven 1T-SRAM-R.
"We are pleased to cooperate with UMC for the support of our 1T-SRAM-Q technology," noted Mark-Eric Jones, vice president and general manager of Intellectual Property at MoSys. "This addition broadens the range of options for UMC's foundry customers requiring integration from one to hundreds of megabits of SRAM in their SoCs."
MoSys' 1T-SRAM-Q technology achieves its exceptional density by using bit cells of just 0.5-square microns in the 0.13-micron logic process and 0.28-square microns in the 90-nanometer logic process. Using only one additional, non-critical mask on the standard logic process, 1T-SRAM-Q enables cost-effective integration of large amounts of SRAM on SoC designs without any change to the other logic IP blocks or libraries
ABOUT MOSYS
Founded in 1991, MoSys (NASDAQ: MOSY), develops, licenses and markets innovative memory technologies for semiconductors. MoSys' patented 1T-SRAM technologies offer a combination of high density, low power consumption, high speed and low cost unmatched by other available memory technologies. The single transistor bit cell used in 1T-SRAM memory results in the technology achieving much higher density than traditional four or six transistor SRAMs, while using the same standard logic manufacturing processes.1T-SRAM technologies also offer the familiar, refresh-free interface and high performance for random address access cycles associated with traditional SRAMs. In addition, these technologies can reduce operating power consumption by a factor of four compared with traditional SRAM technology, contributing to making it ideal for embedding large memories in System on Chip (SoC) designs. MoSys' licensees have shipped more than 50 million chips incorporating 1T-SRAM embedded memory, demonstrating the excellent manufacturability of the technology in a wide range of silicon processes and applications. MoSys is headquartered at 1020 Stewart Drive, Sunnyvale, California 94085. More information is available on MoSys' website at http://www.mosys.com.
###
Note for Editors:
1T-SRAM® is a MoSys trademark registered in the U.S. Patent and Trademark Office. All other trade, product, or service names referenced in this release may be trademarks or registered trademarks of their respective holders.
|
Related News
- MoSys' 1T-SRAM-Q Technology Verified on UMC'S 0.13-Micron Logic Process; Foundry's Customers Can Now Access MoSys' Newest High-Density Embedded Memory Technology
- MoSys' 1T-SRAM-Q Memory Silicon-Verified on Chartered's 0.13-Micron Industry Standard Logic Process
- Mosys' 1T-SRAM-Q technology silicon validated on 0.13-micron logic process
- MoSys Ports 1T-SRAM-Q Technology to NEC Electronics' 90-Nanometer Logic Process; Initial Silicon Verification Achieved for 1T-SRAM-R, in Fabrication for 1T-SRAM-Q
- Chartered Launches 0.13-Micron, 0.11-Micron and 90-Nanometer Processes at 300-mm Fab
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |