Lexra LX5280 Is Fastest RISC-DSP in BDTImark2000[tm] Composite DSP Speed Metric
Lexra LX5280 Is Fastest RISC-DSP in BDTImark2000[tm] Composite DSP Speed Metric
SAN JOSE, Calif. (June 20, 2001) - Lexra Inc. today announced that its LX5280 licensable DSP core has been certified by Berkeley Design Technology, Inc. (BDTI) with a BDTImark2000[tm] score of 790 for a 185-MHz implementation of the core. As a processor capable of executing both compute intensive DSP algorithms as well as RTOS based control code, the LX5280 demonstrates in the BDTImark2000[tm] that its architecture is as high performance as the most popular DSPs such as the DSP16xxx from Lucent (now Agere). This level of performance and flexibility has won Lexra seven design-wins in Internet TV, Internet access device and voice over IP (VoIP) chips.
"We are very pleased not only at the result, but also the experience of working with the experts from Berkeley Design Technology Inc. (BDTI)," commented Charlie Cheng, president & CEO of Lexra. "The results of the benchmarks will no doubt influence our future DSP architecture, and make the LX5xxx RISC-DSP even more powerful."
Today, most if not all, RISC CPUs have integrated MACs. However, this type of architecture does not provide true DSPs functionality or performance. RISC-plus-MAC machines lack functions such as fractional arithmetic, overflow/underflow protection, dual 16-bit arithmetic, post-modified pointer arithmetic with circular buffers, zero-overhead looping and other specialized DSP ALU instructions.
Analyzing the results
The BDTImark2000[tm] is a composite DSP speed metric score distilled from a processor's results on BDTI's 12 DSP benchmarks. Therefore, the score provides an excellent balanced view of the overall DSP speed of the processor. BDTImark2000[tm] scores are only issued for processors that have been demonstrated in silicon. Further information about the BDTImark2000[tm] is available on BDTI's web site, www.BDTI.com.
The table of comparison roughly divides the groups into two: Long Instruction Word (LIW) and non-LIW DSPs. The LIW DSP architectures generally yield performance above 1,000 BDTImark2000[tm], while non-LIW DSPs are below. The LX5280 ties with Lucent's DSP16xxx as highest performance non-LIW DSP.
Lexra believes that achieving a near-1,000 BDTImark2000[tm] gives the LX5280 an outstanding price and performance point for licensees to integrate a DSP core for running multiple algorithms. Applications requiring more than 1,000 BDTImark2000[tm] can almost always be channelized, and divided into multiple LX5280s for execution. The small die area in the LX5280 makes it feasible for Lexra licensees to use multiple instantiations to scale the performance.
"Most applications requiring performance in the thousands of BDTImark2000[tm]s, are `channelized'-the same DSP tasks are being performed on many independent channels," said Pat Hays, chief technology officer and co-founder of Lexra. "For example, VoIP gateways require G.723/G.726/G.729 audio algorithms to be run on hundreds of channels. In these cases, a system-on-chip (SOC) design with multiple LX5280 cores achieve near linear performance versus area, while high-end DSPs are far less area efficient."
The LX5280, therefore, combines high-end, non-LIW level DSP performance with the ability to run control software and support RTOS. This level of flexibility and performance makes it ideal for convergence products such as home infotainment chips, or integrated access devices (IAD).
About the LX5280
The LX5280 is a RISC-DSP, which extends the MIPS®* RISC instruction set into DSP by adding hardware and ISA support for the DSP, Radiax[tm]**. Radiax[tm] includes dual 16-bit arithmetic, post-modified pointer arithmetic with circular buffers, zero-overhead looping, as well as a number of specialized DSP ALU instructions.
The LX5280 is a dual-issue superscalar implementation of the Radiax[tm] extensions. Typically, for inner-loops, one 32-bit instruction will load a 64-bit register pair from data memory, and another will execute a SIMD MAC operation on register-based data. Lexra also offers a single pipeline implementation called the LX5180 for the most cost- and power-sensitive applications. Both the LX5280 and the LX5180 are supported worldwide by leading third-party development tool vendors.
About the BDTImark2000[tm]
The BDTImark2000[tm], developed by BDTI, is the most respected independent measure of DSP performance on actual DSP tasks. Because DSP algorithms are highly specialized, benchmarks oriented to general computing such as Dhrystone or Spec-Int are irrelevant. Raw speed - as measured by MIPS - is also irrelevant because of the wide variations in DSP ISAs. Millions of Multiply-Accumulate per second (MMACs) is a more useful "rule-of-thumb" but still a rough approximation of a DSP's performance.
About Lexra
Lexra, Inc. is a leading microprocessor developer specializing in 32-bit RISC, DSP and NPU cores for the embedded market. In less than four years, the company has established itself as an innovator in embedded microprocessor technology and intellectual property (IP) licensing business model, with proven track record for customer success. During this short period, Lexra has delivered nine different processors to over 30 licensees in six different countries. Its customers are among the top three network communication companies as well as the top ten semiconductor companies. Lexra is headquartered in San Jose, Calif. Further company information can be found at http://www.lexra.com.
*MIPS, MIPS I, MIPS16, R3000, and other MIPS common law marks are trademarks and/or registered trademarks of MIPS Technologies, Inc. Lexra, Inc. is not associated with MIPS Technologies, Inc. in any way. Unaligned loads & stores are not supported in hardware or software.
**Radiax is a trademark of Lexra Inc.
BDTImark2000[tm][1] | MHz[1] | Number of MACs[2] | Licensable[2] | |
Moto MSC8101/SC140 | 3430 | 300 | 4 | No |
TI TMS320C62xx | 1920 | 300 | 2 | No |
Infineon Carmel | 1850 | 250 | 2 | Yes |
Lucent DSP164xx | 810 (for one of two on-chip cores) | 170 | 2 | No |
Lexra LX5280[3] | 790 | 185 | 2 | Yes |
TI TMS320C54xx | 500 | 160 | 1 | No |
Hitachi SH3-DSP | 460 | 187 | 1 | Yes |
Moto DSP563xx | 450 | 150 | 1 | No |
ADI ADSP-219x | 420 | 160 | 1 | No |
ADI ADSP-21xx | 230 | 75 | 1 | No |
Moto DSP568xx | 110 | 80 (40 MIPS) | 1 | No |
Footnotes
[1] Except for the Lexra LX5280 information, the BDTImark2000[tm] scores and MHz ratings are excerpted from the BDTI web site www.BDTI.com, May 11, 2001.
[2] Compiled by Lexra from publicly available vendor information and trade press.
[3] Reported by BDTI to Lexra, May 8, 2001. Note that the LX5280 is a licensable core, and performance will vary according to the implementation technology applied.
For Immediate Release
Lexra Contact:
Jonah McLeod
Director of Marketing
Lexra, Inc.
San Jose, CA
(408) 573-1890
mcleod@lexra.com
Press Contact:
Katie Olivier
Account Executive
Shelton Communications Group
Dallax, TX
(972) 239-5119
kolivier@sheltongroup.com
Related News
- Lexra Announces Dolby[tm] Digital (AC-3)[tm] Algorithms for LX5x80 RISC/DSP Core
- Lexra Announces Low-Power RISC-DSP CORE, Offering Better Performance at Lower Power than an ARM9E
- Lexra Announces Architecture for 8-Channel Voice over Internet Protocol (VoIP) Using LX5280 RISC DSP
- Hyundai Announces ARM7[tm] Thumb RISC Core-Based Highly-Integrated System-on-Chip (SoC) Microprocessor and Embedded Flash Microcontroller Family Product line up as GMS30C7201, HMS30C7202, HMS39C7092 and so on
- Lexra Announces the Fastest 32-BIT RISC Core to Execute MIPS® Instructions* <!--<FONT SIZE=-1>(by Peter Clarke - EE-TIMES)</FONT>-->
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |