Accelerate JPEG2000 with Barco Silex IP Cores
August 14, 2003 - BARCO SILEX introduces its BA112JPEG2000E and BA111JPEG2000D IP cores targeted at high-speed JPEG2000 encoding and decoding. These cores give access to the wide range of capabilities offered by the JPEG2000 Standard.
Indeed this Standard defines a unified algorithm able to offer a large spectrum of features such as progressive bitstream, precise rate control, region of interest, high-quality joined lossless and lossy compressions. Consequently this rich set of advantages leads JPEG2000 to be an important actor in the compression world. This is not limited to still picture compression. However due to its computational complexity, hardware platforms are required to reach high-speed applications characterized by timings compatible with real-time video encoding. This is made possible with the combination of BARCO SILEX BAxxxJPEG2000E/D cores acting as compression accelerators and FPGA platforms.
For more information about BARCO SILEX IP cores visit www.barco-silex.com and download the Factsheet info under IP design.
|
Related News
- Barco Silex wins Technology & Engineering Emmy Award for Standardization and Productization of JPEG2000 Interoperability
- Barco Silex Demonstrates 4K Video over IP with JPEG2000 on a single FPGA at NAB 2014
- Barco Silex JPEG2000, AES and HMAC IP cores are part of new Barco Alchemy digital cinema projectors
- Marquise Technologies partners with Barco Silex for real-time JPEG2000 encoding
- Barco Silex presents JPEG2000 encoder core optimized for digital cinema & broadcasting
Breaking News
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- YorChip announces patent-pending Universal PHY for Open Chiplets
- PQShield announces participation in NEDO program to implement post-quantum cryptography across Japan
Most Popular
- Qualitas Semiconductor Signs IP Licensing Agreement with Edge AI Leader Ambarella
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura's Cyberthreat Intelligence Tool
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Alchip Opens 3DIC ASIC Design Services
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |