Accelerate JPEG2000 with Barco Silex IP Cores
August 14, 2003 - BARCO SILEX introduces its BA112JPEG2000E and BA111JPEG2000D IP cores targeted at high-speed JPEG2000 encoding and decoding. These cores give access to the wide range of capabilities offered by the JPEG2000 Standard.
Indeed this Standard defines a unified algorithm able to offer a large spectrum of features such as progressive bitstream, precise rate control, region of interest, high-quality joined lossless and lossy compressions. Consequently this rich set of advantages leads JPEG2000 to be an important actor in the compression world. This is not limited to still picture compression. However due to its computational complexity, hardware platforms are required to reach high-speed applications characterized by timings compatible with real-time video encoding. This is made possible with the combination of BARCO SILEX BAxxxJPEG2000E/D cores acting as compression accelerators and FPGA platforms.
For more information about BARCO SILEX IP cores visit www.barco-silex.com and download the Factsheet info under IP design.
|
Related News
- Barco Silex wins Technology & Engineering Emmy Award for Standardization and Productization of JPEG2000 Interoperability
- Barco Silex Demonstrates 4K Video over IP with JPEG2000 on a single FPGA at NAB 2014
- Barco Silex JPEG2000, AES and HMAC IP cores are part of new Barco Alchemy digital cinema projectors
- Marquise Technologies partners with Barco Silex for real-time JPEG2000 encoding
- Barco Silex presents JPEG2000 encoder core optimized for digital cinema & broadcasting
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |