7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Accelerate JPEG2000 with Barco Silex IP Cores
August 14, 2003 - BARCO SILEX introduces its BA112JPEG2000E and BA111JPEG2000D IP cores targeted at high-speed JPEG2000 encoding and decoding. These cores give access to the wide range of capabilities offered by the JPEG2000 Standard.
Indeed this Standard defines a unified algorithm able to offer a large spectrum of features such as progressive bitstream, precise rate control, region of interest, high-quality joined lossless and lossy compressions. Consequently this rich set of advantages leads JPEG2000 to be an important actor in the compression world. This is not limited to still picture compression. However due to its computational complexity, hardware platforms are required to reach high-speed applications characterized by timings compatible with real-time video encoding. This is made possible with the combination of BARCO SILEX BAxxxJPEG2000E/D cores acting as compression accelerators and FPGA platforms.
For more information about BARCO SILEX IP cores visit www.barco-silex.com and download the Factsheet info under IP design.
|
Related News
- Barco Silex wins Technology & Engineering Emmy Award for Standardization and Productization of JPEG2000 Interoperability
- Barco Silex Demonstrates 4K Video over IP with JPEG2000 on a single FPGA at NAB 2014
- Barco Silex JPEG2000, AES and HMAC IP cores are part of new Barco Alchemy digital cinema projectors
- Marquise Technologies partners with Barco Silex for real-time JPEG2000 encoding
- Barco Silex presents JPEG2000 encoder core optimized for digital cinema & broadcasting
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |