Agere revamps DSP, ARM interface in mobiles
Agere revamps DSP, ARM interface in mobiles
By Robert Keenan, CommsDesign.com
August 12, 2003 (5:51 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030812S0029
WAYNE, N.J. Agere released a messaging interface Tuesday(Aug. 12) that could change the way DSP and ARM microprocessor cores exchange data and control commands in the baseband section of a mobile phone architecture. The baseband processing section of a mobile phone typically houses a DSP core handling Layer 1 processing tasks and an ARM processor handling control functionality. The processor cores rely on AT commands to exchange information. According to Agere, the AT command creates several problems in mobiles, including the lack of parallel processing, an unproven multiplex protocol and the need for non-standard AT commands to control the GPRS engine. Agere said its new messaging interface overcomes these limitations by using software that enables parallel processing, allowing simultaneous data and control commands over a single physical interface. The interface also supports packet-switched operation. Agere expects to includ e the messaging interface in a GPRS chip set being delivered to select customers in the fourth quarter. The chip sets will be generally available in early 2004.
Related News
- ARM Extends Software Interface Standard with DSP Library
- ARM Announces Availability Of DSP Interface Specification
- LC3plus audio codec optimized for ARM®, RISC-V, HI-FI & Kalimba™ DSPs for Bluetooth® LE Audio are available for Immediate Licensing
- Oski Technology Launches Formal Verification IP Portfolio for ARM AMBA Interface Protocols
- Cadence Modus Test Solution Enables Support for Safety-Critical SoC Designs Using ARM MBIST Interface
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |