Agere revamps DSP, ARM interface in mobiles
![]() |
Agere revamps DSP, ARM interface in mobiles
By Robert Keenan, CommsDesign.com
August 12, 2003 (5:51 p.m. EST)
URL: http://www.eetimes.com/story/OEG20030812S0029
WAYNE, N.J. Agere released a messaging interface Tuesday(Aug. 12) that could change the way DSP and ARM microprocessor cores exchange data and control commands in the baseband section of a mobile phone architecture. The baseband processing section of a mobile phone typically houses a DSP core handling Layer 1 processing tasks and an ARM processor handling control functionality. The processor cores rely on AT commands to exchange information. According to Agere, the AT command creates several problems in mobiles, including the lack of parallel processing, an unproven multiplex protocol and the need for non-standard AT commands to control the GPRS engine. Agere said its new messaging interface overcomes these limitations by using software that enables parallel processing, allowing simultaneous data and control commands over a single physical interface. The interface also supports packet-switched operation. Agere expects to includ e the messaging interface in a GPRS chip set being delivered to select customers in the fourth quarter. The chip sets will be generally available in early 2004.
Related News
- ARM Extends Software Interface Standard with DSP Library
- ARM Announces Availability Of DSP Interface Specification
- LC3plus audio codec optimized for ARM®, RISC-V, HI-FI & Kalimba™ DSPs for Bluetooth® LE Audio are available for Immediate Licensing
- Oski Technology Launches Formal Verification IP Portfolio for ARM AMBA Interface Protocols
- Cadence Modus Test Solution Enables Support for Safety-Critical SoC Designs Using ARM MBIST Interface
Breaking News
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |