Structured ASIC Products to Experience 145% CAGR
SCOTTSDALE, Ariz., August 20, 2003 - With their use of a true standard cell approach that affords a relatively large number of gates to program, while also including certain embedded hard-core functions such as static RAM and/or MPU, worldwide merchant market dollar shipments of structured ASIC products are forecast to grow from the $5.2 million reached last year, to $460.3 million by 2007. According to high-tech market research firm, In-Stat/MDR, this will translate to a forecast Compound Annual Growth Rate (CAGR), over the 2002 to 2007 forecast period, of 144.9%.
“A void has been created between the use of high-complexity FPGAs and cell-based designs,” says Jerry Worchel, a Senior Analyst with In-Stat/MDR. “This void, while being somewhat related to performance, by and large, is related to unit volumes per design. The structured ASIC represents the next logical step for meeting these types of product volume requirements, as well as representing an appropriate evolutionary path for gate array technology, as a whole.”
In-Stat/MDR has also found the following:
- As is the case for most product markets these days, the communications sector will dominate structured ASIC consumption, with the majority of applications being in the networking infrastructure and cellular basestations. The structured ASIC communications market will account for slightly more than one-half of all product dollars shipped, between 2002 and 2007. The second largest end-use category for structured ASICs will be EDP, with the largest application being in storage.
- On the geographic side, The Americas will dominate product consumption, accounting for more than one-half of all product dollars. The remaining three regions will all grow at a higher rate than that of The Americas, with Asia Pacific outpacing all of the regions, relative to structured ASIC dollar consumption.
- Of the three major product structured ASIC categories; conventional gate array, embedded array (or embedded array in a cell-based design) and structured ASIC, only the structured ASIC segment will see its’ worldwide revenues continually grow over the forecast period, reaching a 36.4% market share by 2007, an increase of 35.9 percentage points from 2002.
The report, Structured ASICs: The Preferred Design Solution For The Future (#IN0301132DE), provides a comprehensive overview of the structured ASIC market.
To purchase this report, or for more information, please contact Rick Vogelei at 480-609-4533; rvogelei@reedbusiness.com. The report price is $2,995 U.S. Dollars.
Related News
- Faraday Strives for MFP ASIC Development, Shipment Grew at a CAGR of 38%
- Independent Logic IP Provider Market to Experience a 14.3% CAGR Between 2003 and 2008
- Structured ASIC market to grow 55%, says Semico
- Top 10 Foundries Experience 7.9% QoQ Growth in 3Q23, with a Continued Upward Trend Predicted for Q4, Says TrendForce
- Semiconductor Sales To Rise at 7.1% CAGR Through 2026
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |