IPCore and Cadence Collaborate to Launch Advanced Design Methodology Based on CSMC Process
Silicon Design Chain optimized through IPCore-CSMC-Cadence Digital Design Kit for CSMC Process
SHANGHAI, People’s Republic of China, August 29, 2003: Cadence Design Systems, Inc. (NYSE: CDN) and IPCore Technologies Co., Ltd (IPCore) today jointly announced that they have cooperated to develop the first digital design kit for CSMC's process. The digital design kit has been developed based on CSMC's CMOS process technology and validated with real customer designs. Cadence is the first electronic design company to integrate the silicon design chain for CSMC and IPCore through this RTL-to-GDSII digital design kit.
"IPCore is a leader in the ASIC design services market in China and has an advanced design methodology to meet design challenges down to 0.18 microns," said Yi-Chen Zhao, vice president, Engineering Services of IPCore. "On the other hand, there is a large market for mature technology worldwide, especially in China. So we chose Cadence advanced nanometer design tools as our design service platform and collaborated with Cadence to develop the digital design kit for the CSMC process in order to meet the needs of these customers for design efficiency and quality."
The IPCore-CSMC-Cadence 0.5 micron digital design kit is a complete RTL-to-GDS flow that comprises all necessary steps, including logic synthesis, simulation, design implementation, RC extraction and physical verification. This flow uses products from the Cadence Encounter™ and Incisive™ platforms, including NC-Sim, BuildGates®, Silicon Ensemble®-Ultra, Assura™ and Dracula®. The flow is well-suited for 0.5-micron technology at CSMC and was designed especially for the China market. "Cadence cooperates with Chinese partners such as IPCore as part of its strategy to help grow the Chinese IC design industry," said Peter Chen, president of Cadence China and Hong Kong operations. "This kit&@151;fueled by IPCore's design methodology and Cadence digital IC design and sign-off technology, along with CSMC's process kit—further validates the Cadence digital flow and will help our customers shorten time-to-volume, reduce cost and ensure high quality."
About IPCore
IPCore Technologies is the pioneer pure design foundry company in China to provide One-Stop-Silicon-Solution to domestic and international IC and system product companies. It was founded in 2001 and strategically located at the heart of CaoHeJing Hi-Tech Park, Shanghai. With approximately 100 employees IPCore, has strong partnerships with EDA vendors, IP suppliers, various wafer foundries, testing and packaging houses, and global tier-one IC companies. Web site: "www.ipcoreinc.com"
About CSMC
Founded in December in 1997 by Dr. Cheng Yu Chen and an experienced team of international semiconductor industry professional, Central Semiconductor Manufacturing Corporation (CSMC) offers IC manufacturing foundry management and operating services for China and the international markets. Pioneering the open foundry business model in the PRC, CSMC provides fab capacity for a growing number of fabless design houses, which need IC fabrication capacity, and integrated device manufactures that outsource their production. Web Site: www.csmc.com.cn
About Cadence
Cadence is the world's leader in electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,000 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services is available at www.cadence.com.
Cadence, the Cadence logo, First Encounter, BuildGates and Dracula and are registered trademarks, and Encounter, Incisive and Assura are trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners.
|
Cadence Hot IP
Related News
- Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Cadence Tapes Out 16G UCIe Advanced Package IP on TSMC's N3E Process Technology
- Cadence and Samsung Foundry Collaborate to Certify RFIC Design Reference Flow on 8nm Process Technology
- UMC and Cadence Collaborate on Analog/Mixed-Signal Flow for 22ULP/ULL Process Technologies
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |