Lattice Launches ispLeverCORE(tm) Connection IP Partners Program
CAST, Inc., Digital Core Design, and Eureka Technology, Inc. First to Join, Optimizing IP Cores for Lattice’s ispXPGATM and ORCA® FPGA/FPSC Devices
HILLSBORO, OR - SEPTEMBER 2, 2003 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the launch of the Intellectual Property (IP) partners program called the ispLeverCORE Connection. Extending Lattice’s growing line of IP solutions, this partner program is a collaboration between Lattice and independent developers of IP to expand both the market reach of the partners, and the applications support for leading FPGA and Field Programmable System Chip (FPSC) devices from Lattice.
Making the Connection
The ispLeverCORE Connection is a partners program designed to allow customers to easily access and integrate many 3rd-party IP products on Lattice programmable devices. To facilitate this, all Connection Cores are delivered as a complete package including all documentation and meet the “ispLeverCORE Approved” requirements. Lattice also makes it easy for 3rd-party developers to optimize and implement their IP cores on Lattice’s leading device families, such as ispXPGA and ORCA Series 4 FPGAs and FPSCs. The Connection partners receive complete training on Lattice device architectures and the ispLEVERTM design tool suite that is used for the IP implementation and optimization.
Initial Partners
The initial three partners in the ispLeverCORE Connection are CAST, Inc., Digital Core Design (DCD), and Eureka Technology, Inc. Each partner provides a broad line of reusable IP cores, support, and design services. They have extensive system knowledge and products covering a wide range of application areas such as storage, imaging, DSP, encryption, MCU/MPU and more. These three partner companies have a combined portfolio of over 140 different IP cores that are complementary to Lattice's own line of ispLeverCORE products.
The initial three partners were selected for their leadership position as dedicated IP providers, their longevity and proven success with customers, and their commitment to quality and support. “Our new IP partners are a very welcome addition. Bringing their experience and proven IP cores to our devices, these respected partners increase the IP options available to our customers, helping speed their time-to-market,” said Stan Kopec, Lattice Vice President of Corporate Marketing.
ispLeverCORE Connection Products
At launch, the Connection Partners have implemented over 35 flagship IP cores for multiple Lattice devices (a total of 70 new products). These IP cores are shown both on the Lattice website (www.latticesemi.com/products/devtools/ip/partners.cfm) and on the partners' websites. The initial Connection Cores include microprocessors, math building blocks, UARTs, and bus interfaces. Connection Cores have been extensively tested and in most cases have a history of successful customer usage. The complete packages for approved Connection Cores include the following:
- Source code, netlist, or bitstream for implementation
- Constraints or preferences files
- Testbenches for simulation
- Documentation including ispLeverCORE Connection Data Sheet
- Other supporting files such as scripts, wrappers, etc.
Connection Cores are available in netlist format for immediate purchase from the Connection partner. Connection partners also offer a variety of additional packaging and licensing options to suit customer’s specific needs. By leveraging partner products, customers can quickly implement a wide variety of functions in Lattice programmable devices. ispLeverCORE Connection partners are also available for custom IP design work for customers who are implementing programmable solutions using Lattice devices.
ispLeverCORE Approved Quality
All Connection Cores are reviewed to determine that they have met Lattice's recommended IP tool flow and high-quality standards. Connection partners certify to Lattice that cores have been successfully implemented with Lattice's ispLEVER suite of implementation tools and third-party EDA tools. The Connection partner also certifies that the core has been thoroughly tested to comply with the functional and performance requirements of applicable industry specifications.
Lattice reviews each Connection Core for proper development methodology, and package completeness. Performance and fit on the Lattice device are also reviewed as appropriate for that particular device and speed grade. The "ispLeverCORE Approved" logo will appear on all Connection Cores.
Other Elements of the ispLeverCORE Program
The ispLeverCORE program provides functional building blocks that help designers minimize the effort of complex designs, significantly reducing time-to-market and cost. In addition to the Connection partners, the other two elements of the ispLeverCORE program are:
- Lattice Reference Designs - provide easy to understand starting points with source code or netlist for your high performance design, supporting common functions such as 8B/10B, PCI Target, SDRAM controllers and BSCAN interfaces.
- Lattice’s ispLeverCOREs - provides dozens of IP cores developed and supported by Lattice implementing functions such as PCI, Ethernet, POS PHY3, UTOPIA3, and forward error correction. Many of these cores can be evaluated and purchased directly from the Lattice website.
About Lattice Semiconductor
Oregon-based Lattice Semiconductor Corporation designs, develops and markets the broadest range of Field Programmable Gate Arrays (FPGAs), Field Programmable System Chips (FPSCs) and high-performance ISPTM programmable logic devices (PLDs). Lattice offers total solutions for today’s system designs by delivering the most innovative programmable silicon products that embody leading-edge system expertise.
Lattice products are sold worldwide through an extensive network of independent sales representatives and distributors, primarily to OEM customers in the fields of communication, computing, computer peripherals, instrumentation, industrial controls and military systems. Company headquarters are located at 5555 NE Moore Court, Hillsboro, Oregon 97124 USA; Telephone 503-268- 8000, FAX 503-268-8037. For more information on Lattice Semiconductor Corporation, access our World Wide Web site at http://www.latticesemi.com.
Statements in this news release looking forward in time are made pursuant to the safe harbor provisions of the Private Securities Litigation Reform Act of 1995. Investors are cautioned that forward- looking statements involve risks and uncertainties including market acceptance and demand for our new products, our dependencies on our silicon wafer suppliers, the impact of competitive products and pricing, technological and product development risks and other risk factors detailed in the Company’s Securities and Exchange Commission filings. Actual results may differ materially from forward- looking statements.
# # #
Lattice Semiconductor Corporation, Lattice (& design), L (& design), in-system programmable, ISP, ispLEVER, ispLeverCORE, ispXPGA, ORCA, and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries.
GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders.
|
Related News
- Western Design Center Joins ispLeverCORE Connection Partners Program, Optimizes 8-bit 65xx Microprocessor IP Core for LatticeXP FPGA Devices
- Lattice Launches LEADER Design Services Program
- picoTurbo Announces New Worldwide Alliance Program for Design Partners - picoTurbo DesignerNet[tm] Program
- CHERI Alliance Officially Launches, Adds Major Partners including Google, to Tackle Cybersecurity Threats at the Hardware Level
- intoPIX Launches Access Program for Titanium Viewer and Titanium Show Apps at IBC 2024 Amsterdam
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |