Industry's First Variable Speed Parallel ATA IP Core from Palmchip
Customers can reprogram their chips for different speed without respinning silicon
SAN JOSE, California, September 8, 2003 - Palmchip Corporation, a pioneer in semiconductor IP and system-on-chip technology, today announced the availability of its new SpeedSelectT parallel ATA/IDE/ATAPI IP core (BK-3710S).
The BK-3710S contains Palmchip's patent-pending SpeedSelect ATA technology that allows the core to be reprogrammed to support different PIO, Multi-Word DMA and Ultra ATA timing modes while running at the user's selected clock frequency.
"Despite the buzz surrounding serial ATA, analysts and customers agree that the technology for today and for some time to come is parallel ATA", said Jim Venable, senior vice president of Palmchip. " Our SpeedSelect parallel ATA IP core brings new flexibility, and cost savings to storage and system engineers. They no longer have to do extensive evaluations of which parallel ATA core to license for their particular application. One core fits all. This is especially critical in 130nm, 90nm, and beyond, due to the steady rise of tooling costs."
The SpeedSelect parallel ATA IP core from Palmchip can be reprogrammed, post silicon and in-system. The customer need only design in the core once and then use it across many product implementations. For example, the same system design could be used for a DVD implementation running at 66MHz or a high-performance Ultra DMA 133MHz storage device.
Palmchip's SpeedSelect parallel ATA core is designed for additional flexibility by allowing the engineer to interface the host processor through either the CoreFrame® PalmBusTM or the AMBATM AHB slave interface and to connect the system memory through either the CoreFrame® MBus interface or the AMBA AHB master interface. Additionally, it can be connected to most peripheral expansion buses.
The BK-3710S can be licensed either standalone or pre-integrated as part of the DP-1800 PalmPak and the DP-2000 AcurX SOC Platform as a library component (P/N LC-3710S).
Availability
BK-3710S SpeedSelect parallel ATA product is available today. Contact Palmchip Corporation for pricing: 408-952-2008.
About Palmchip
Palmchip Corporation develops and licenses configurable SoC platforms, subsystems, and IP cores for embedded SoC's used in a variety of applications. Palmchip's IP is based on its CoreFrameÒ integration technology. This technology is independent of processor, I/O or foundry, allowing designers flexibility in porting IP from any number of sources. Palmchip was established in 1996 and is today a privately held company based in San Jose, California (USA). More information can be obtained at www.palmchip.com.
Palmchip, the palm leaf logo and CoreFrame are registered trademarks of Palmchip Corporation. AcurX, Matrix, Timing Taps, and CrosSwitch, and SpeedSelect are trademarks of Palmchip Corporation. All other trademarks are the property of their respective owners.
|
Related News
- Palmchip Adds RAID Capability to Parallel ATA Core
- Mobiveil's PSRAM Controller IP Lets SoC Designers fully Leverage AP Memory's Ultra High Speed (UHS) PSRAM Memory
- Bluespec's Accelerate-HLS Leverages RISC-V to Simplify and Speed the Development of HLS Applications
- Cadence Demonstrates Interoperability with SK hynix's Highest Speed LPDDR5T Mobile DRAM at 9600Mbps
- VESA Launches Industry's First Open Standard and Logo Program for PC Monitor and Laptop Display Variable Refresh Rate Performance for Gaming and Media Playback
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |