Mentor Graphics and Verisity Team on Verification Tool Kits for Mentor Graphics Inventra IP Cores
WILSONVILLE, Ore., September 9, 2003 - Mentor Graphics Corp. and Verisity Ltd. today announced a technology collaboration that will allow customers to quickly test Mentor Graphics® InventraTM intellectual property (IP) functionality and helps ensure smooth integration of an IP core into a target design. Mentor Graphics joins Verisity's Pure IPTM program and can now deliver verification toolkits based on Verisity's Specman Elite automated functional verification methodology for its IP. The verification toolkit includes executable checkers and coverage scenarios that ensure correct IP integration. The toolkits act as an invisible wrapper around the IP, allowing customers to automatically check for adherence to the rules and flag incorrect usage as well as measure the coverage of the IP interface. The first core to be shipped with an e verification toolkit will be PCI Express.
"Customers are pushing for sophisticated verification components that ease the dual problems of performing comprehensive functional validation of an IP block and also providing capabilities to migrate to pre-silicon, SoC, system-level testing," said Michael Kaskowitz, general manager of the Mentor Graphics Intellectual Property Division. "The Pure IP program will help us deliver a flexible verification toolkits to our customers."
Mentor Graphics has licensed the ability to deliver verification toolkits written in the e verification language to its customers. The toolkits are based on Specman Elite and come in the form of an e Verification Component (eVC) or Invisible SpecmanTM, a special version of Specman Elite that is transparent to the end user. The toolkits automatically check whether customers have correctly integrated the cores and measure coverage of core functions by system-level tests. Mentor Graphics can now thoroughly verify its IP, then package that verification knowledge into a verification toolkit and ship the toolkit with the core.
Verisity's Pure IP program eases the development, delivery and integration of IP. The program helps enable IP developers to thoroughly verify their IP prior to delivery, then package and transfer their knowledge of the IP and integration rules in an executable form through verification toolkits. The toolkits are delivered with the cores and contain a bus functional model (BFM) and checking and coverage analysis capabilities to aid customers in integrating the IP into their system. Customers using the toolkits can automatically check for correctness of the integration and measure the interface coverage between the IP and the system.
"Mentor Graphics consistently seeks ways to ease the verification and IP delivery process," said Steve Glaser, vice president of corporate marketing and business development for Verisity. "By joining our Pure IPTM program, Mentor Graphics and its customers have access to a verification process automation technology for thoroughly verifying IP prior to and after delivery."
About Verisity
Verisity, Ltd. (Nasdaq: VRST), is the leading supplier of verification process automation solutions. The company addresses customers' critical business issues with its market-leading software and intellectual property (IP) that effectively and efficiently verify the design of electronic systems and complex integrated circuits for the communications, computing, and consumer electronics global markets. Verisity's Specman Elite® verification process automation automates manual processes and detects critical flaws in hardware designs enabling delivery of the highest quality products and accelerating time to market. The company's strong market presence is driven by its proven technology, methodology, and solid strategic partnerships and programs. Verisity's customer list includes leading companies in all strategic technology sectors. Verisity is a global organization with offices throughout Asia, Europe, and North America. Verisity's principal executive offices are located in Mountain View, California, with its principal research and development offices located in Rosh Ha'ain, Israel. For more information, visit www.verisity.com.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
Mentor Graphics is a registered trademark and Inventra is a trademark of Mentor Graphics Corporation. Pure IP is a trademark of Verisity Ltd. All other company or product names are the registered trademarks or trademarks of their respective owners.
# # #
|
Related News
- Mentor Graphics Selects Paradigm Works to Aid Development Verification Component Toolkits it will deliver with its Inventra Intellectual Property
- TSMC Adopts Mentor Graphics Calibre Physical Verification Tool Into Its SoC Design Flow
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
- Silicon Creations Selects Mentor Graphics Software for High-Performance Analog and Mixed-Signal IP Verification
- Mentor Graphics Achieves ISO 26262 Certification for Questa Product Line Tool Qualification Report
Breaking News
- HPC customer engages Sondrel for high end chip design
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- TSMC drives A16, 3D process technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
E-mail This Article | Printer-Friendly Page |