Aptix "SoC Validation Lab" Taps Zaiq Technologies SYSTEMware™ for Transaction Based Verification and Protocol Support
Reconfigurable Transaction-level Co-Emulation system runs at multi-megahertz speeds
Woburn, Mass. - September 16th, 2003 - ZAiQ Technologies, Inc., a leading provider of Electronic System Level design and verification solutions, announces that it has integrated its SYSTEMware family of verification products with Aptix Corporation's emulation products to produce the SoC Validation Lab, now available from Aptix. SYSTEMware provides chip and system designers with a pre-configured, rapidly usable verification environment for complex designs, along with a methodology and verification IP to comprehensively and efficiently test those designs. By utilizing the recently announced Accellera standard - Standard Co-Emulation Application Programming Interface (SCE-API) - SYSTEMware provides a transaction based verification environment running on top of the reconfigurable Aptix System Explorer. ZAiQ's verification IP, called SYSTEMware Verification Components, supports the SCE-API down to the synthesizable Bus Functional Model (BFM) level.
"Our customers want to combine the power of a system-level verification environment like ZAiQ's SYSTEMWare with the speed of hardware assisted verification. Our new Aptix SoC Validation Lab, announced this week, uses ZAiQ SYSTEMWare to provide this new capability. Because of the large library of pre-defined verification IP available from ZAiQ, our customers can be productive almost immediately," said Dr. Amr Mohsen, Aptix President and CEO.
"We are very pleased that Aptix has leveraged ZAiQ's tools and engineering experience to add transaction based verification to their high performance, reconfigurable Expeditor emulator, " said Rich McAndrew, EVP and GM of ZAiQ's Verification Products Group. "ZAiQ has worked on hundreds of verification projects and in many cases simulation alone is not sufficient to verify complex chips and systems. Transaction based co-emulation can provide a substantial performance increase. ZAiQ's SYSTEMware and verification IP along with the Aptix hardware allows customers to have a single re-usable testbench from system-level modeling through simulation to emulation."
About Zaiq Technologies, Inc
Headquartered in Woburn, Mass., ZAiQ Technologies, Inc. is a leading provider of total design engineering solutions for companies that develop complex telecommunications, networking and computer products. The Company's innovative domain-specific design methodologies enable the creation and integration of reusable IP. As a result, customers are able to achieve breakthroughs in the time-to-market and time-to-revenue delivery of complex systems. Information about ZAiQ and its services are available by phone at 781-932-2442 or on the Internet at http://www.zaiqtech.com.
About Aptix Corporation
Aptix Corporation is a leading provider of high-performance pre-silicon prototype (PSP) solutions to System-on-Chip (SoC) developers, enabling them to accelerate their time-to-market, reduce costs and improve their product performance. Aptix's reconfigurable and portable PSPs enable hardware developers to integrate custom logic and to verify and debug complex SoC designs in a real-world environment and software developers to accelerate the firmware and application software development timeline. In addition, these flexible prototypes can be deployed for field-testing and to multiple customers for evaluation, providing a development head start. Visit Aptix on the web at http://www.aptix.com. Aptix is headquartered at 1338 Ridder Park Drive, San Jose, CA 95131.
###
|
Related News
- ZAiQ Technologies and S2C Inc. Collaborate on a Transaction-Based SoC Design and Validation System
- SynSense closes USD$10m Pre-B+round to bring their ultra-low-power vision processing SOC "Speck™" to mass production
- Siemens introduces Questa Verification IP solution support for the new CXL 3.0 protocol
- Avery Design Systems Announces Verification Support for New UCIe standard, Accelerating Adoption of Chiplet Interconnect Protocol
- Agnisys Delivers Novel AI Technology and FPGA Support for IP and SoC Specification Automation
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |