USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
CHIPLETs From Aurora VLSI Speed SOC Development
A CHIPLET represents a higher level of integration than is commonly found in today’s IP cores. It moves the integration level from IP cores up to IP subsystems. Each CHIPLET contains several IP cores and the glue logic necessary for them to function together as a complete subsystem within an SOC. CHIPLET ports are defined to be industry standard interfaces to avoid the need for additional glue logic and its associated design effort. Thus, a designer can simply drop a CHIPLET into his SOC at industry standard interfaces with no need for any design effort to add the desired subsystem function to his SOC.
Bus compatible communications subsystems are the first CHIPLETs available from Aurora VLSI. Each of these CHIPLETs includes a popular communications IP core (ie. Ethernet MAC, etc.) , an interface to an internal SOC bus, a DMA Engine to move data blocks, configuration registers, and interrupt logic. Aurora VLSI will support popular SOC internal buses such as AMBA, OCP, and others. The communications cores are popular functions such as Ethernet, USB, PCI, and others that all have well defined industry standard protocols and external interfaces. These communications protocols move blocks of data, and therefore a DMA engine is included to efficiently do these block data moves. To complete each of these CHIPLETs, configuration registers and interrupt logic support the function.
Initially, Aurora VLSI communications CHIPLETs interface to the AMBA AHB Bus. Other buses will be supported based on customer demand. CHIPLET products available now are the Ethernet 10/100 MAC (AU-NB8006), Ethernet 10/100/1000 MAC (AU-NB8800), USB 1.1 device (AU-UB7211, AU-UB7311), USB 2.0 device (AU-UB7220, AU-UB7320), 32 bit PCI interface (AU-PB8032), 64 bit PCI interface (AU-PB8064), IEEE 1394a with and without OHCI (AU-FB8010, AU-FB8011), HPNA 2.0 (AU-NB8008), and Utopia 1/2/2+/3/3+ (AU-NB9003), all with AMBA AHB Bus interfaces and DMA.
All communications CHIPLETs are available as synthesizable Verilog models from Aurora VLSI, Inc.
About Aurora VLSI
Aurora VLSI, Inc. was founded in 1998 to develop and market consumer networking processors, processor cores, peripherals cores, and SOC subsystem cores. Aurora VLSI also provides services to customize, integrate, and assist customers in any other way in their ASIC/SOC development.
Aurora VLSI is headquartered in Santa Clara, California, and its web site is www.auroravlsi.com.
|
Related News
- ProDesign Partners with Aurora VLSI to Offer a Complete Development Solution for SoC Designs
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
- Avnet ASIC Israel and Aurora VLSI Partner to Offer Expanded ASIC and SoC Solutions
- Tensilica and EVE Speed SoC Development Times
- Parama Networks Introduces Transport System on a Chip (SoC) Technology Platform to Speed Development of Next Generation transport equipment
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |