Virage Logic's Yervant Zorian Named as One of Top Industry Influencers by EE Times Magazine
Chief Scientist Recognized for Contributions to Semiconductor Technology
FREMONT, Calif., October 13, 2003 — Virage Logic Corporation (Nasdaq:VIRL), a leading provider of best-in-class semiconductor IP platforms, today announced that Yervant Zorian, Ph.D., was named by EE Times as one of a few key individuals who have influenced the course of semiconductor development technology. EE Times, the industry newspaper for engineers and technical management, announced that it has chosen 13 people “who are influencing the course of semiconductor development technology and taking it into realms that exceed the bounds set by the inventors of the transistor more than 50 years ago.”
The selection of the key influencers was based on input from the EE Times editorial staff, with Brian Fuller, editor-in-chief, overseeing the process.
“There are thousands of innovators in this business, but we wanted to focus on these people because they have a view toward a technological and methodological revolution that will carry electronic design into adulthood,” said Fuller. The October 13 edition of EE Times is a special issue: “The Future of Semiconductors: An Industry Agenda” which features the industry influencers.
“I have devoted my career to the advancement of semiconductor technology and I am honored to be recognized as a leader. In the past 20 years, we could not have dreamed of the applications for semiconductor technology that we are seeing today. The next 20 years will be even more exciting as we face the challenges of the physical limits of semiconductors and the design challenges of chips with a billion gates or more,” said Yervant Zorian, vice president and chief scientist, Virage Logic.
About Dr. Yervant Zorian
Dr. Yervant Zorian has served as Virage Logic’s vice president and chief scientist since joining the company in 2000. Zorian pioneered work on embedded test technology and is one of the world’s leading experts in this field. He founded and currently chairs the IEEE P1500 standardization working group for embedded core test, and has authored over 200 papers and three books. Since 1996, Zorian has been chief technical adviser of LogicVision, and prior to that a Distinguished Member of Technical Staff at Bell Laboratories. He is the vice president of the IEEE Computer Society for Technical Activities and is the editor-in-chief emeritus of IEEE Design & Test of Computers. He is an honorary doctor of the National Academy of Sciences of Armenia and a Fellow of the IEEE. His highest degrees include a master of science from the University of Southern California, a master of business administration from Wharton School (University of Pennsylvania) and a doctor of philosophy from McGill University.
About Virage Logic
Virage Logic Corporation (Nasdaq:VIRL) is a leading provider of best-in-class semiconductor IP platforms based on memory, logic, I/Os, and IP development tools that are silicon-proven and production ready. Virage Logic meets market demands for cost reduction, while improving performance and reliability for fabless and integrated device manufacturer (IDM) companies focused on the consumer, communications and networking, handheld and portable, and computer and graphics markets. Virage Logic is headquartered in Fremont, California and has sales and support offices worldwide. For more information, visit www.viragelogic.com or call (877) 360-6690 toll free or (510) 360-8000.
###
Safe Harbor Statement under the Private Securities Litigation Reform Act of 1995:
Statements made in this news release, other than statements of historical fact, are forward-looking statements, including, for example, statements relating to trends, business outlook, products, and customer relationships. Forward-looking statements are subject to a number of known and unknown risks and uncertainties, which might cause actual results to differ materially from those expressed or implied by such statements. These risks and uncertainties include Virage Logic’s ability to forecast its business, including its revenue outlook; Virage Logic’s ability to execute on its strategy to become a provider of semiconductor IP platforms; Virage Logic’s ability to continue to develop new products and maintain and develop new relationships with third-party foundries and integrated device manufacturers; adoption of Virage Logic’s technologies by semiconductor companies and increases in the demand for their products; the company’s ability to overcome the challenges associated with establishing licensing relationships with semiconductor companies; the company’s ability to obtain royalty revenues from customers in addition to licensees, to receive accurate information necessary for calculating royalty revenues and to collect royalty revenues from customers; business and economic conditions generally and in the semiconductor industry in particular; competition in the market for semiconductor IP platforms; and other risks including those described in the company’s Annual Report on Form 10-K for the period ended September 30, 2002, filed with the Securities and Exchange Commission (SEC) on December 16, 2002, and in Virage Logic’s other periodic reports filed with the SEC, all of which are available from Virage Logic or from the SEC’s website (www.sec.gov), and in news releases and other communications. Virage Logic disclaims any intention or duty to update any forward-looking statements made in this news release.
All trademarks and copyrights are property of their respective owners and are protected therein.
|
Related News
- Gyrfalcon is Named as a Top 10 Processor for AI Acceleration at the Endpoint in 2020 by EE Times
- Virage Logic Named as TSMC's 45-Nanometer Process Early Development IP Partner
- EE Times' ACE Awards Committee Selected eASIC's Configurable Logic Product Award Finalist
- Palma Ceia SemiDesign Named to EE Times "Silicon 100 Startups Worth Watching In 2021"
- NetSpeed systems featured in EE TIMES' Silicon 60: Emerging Companies to Watch
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |