MIPS Technologies Introduces 64-bit Processor Core With Advanced Floating-Point Capabilities
MIPS Technologies Introduces 64-bit Processor Core With Advanced Floating-Point Capabilities
SAN JOSE, Calif., Embedded Processor Forum, June 11, 2001 - In response to customer demand for a 64-bit synthesizable processor core with floating point to improve performance throughput in next-generation consumer products, MIPS Technologies, Inc. (Nasdaq: MIPS, MIPSB), introduced the MIPS64 5Kf core. LSI Logic Corp. (NYSE: LSI), Atmel Corp. (Nasdaq: ATML) and Texas Instruments, Inc. (NYSE: TXN) have already taken licenses for the new 5Kf core, which is the latest addition to MIPS Technologies' family of high-performance, 64-bit synthesizable cores. It is the industry's only licensable, synthesizable 64-bit core with an integrated floating-point unit (FPU).
"With features like an FPU and a dual-issue pipeline to increase processing throughput, the 5Kf core meets the growing demand for high-quality graphics and streaming media in next-generation digital consumer applications. For example, it yields significant benefits in set-top box applications that require high-quality audio compression/decompression algorithms. And, because it is a synthesizable or "soft" core, the 5Kf core can be easily integrated into system-on-chip (SoC) designs and ported to any silicon process, enabling engineers to lower costs and get to market faster - benefits that are critical to makers of digital consumer products.
"A 64-bit processor is a necessity when it comes to handling the demands of next-generation set-top boxes, which combine often disparate features such as high processing power and low power consumption, and right now, only MIPS Technologies is meeting that demand," said Tassos Markas, director of multimedia at Atmel Corp., which is among the first to take a license for the 5Kf core. The new 64-bit core will be used by Atmel to enable its set-top boxes with broadband entertainment features such as video-on-demand, streaming video and audio, and interactive TV and cable telephony.
Set-top boxes comprise one of the largest segments of the home entertainment market for 32/64-bit embedded processors. According to Gartner Dataquest, unit shipments will more than double, from 28 million in 2000 to 70 million in 2004.
"There are 100 million TV-viewing households in the U.S. alone. Many of them will soon migrate from basic cable to the next level in home entertainment and information access, an Internet-enabled, all-in-one set-top box. Complex applications like this will need the muscle behind 64-bits to process the decoding and interactivity, double the speed of the data stream, and add new realism to audio and graphics," said Jon Peddie of JPA, the leading market research firm covering the digital media, convergence, software and workstation graphics markets.
"The 5Kf processor core is an excellent follow-on to our current MiniRISC[tm] family of 64-bit MIPS cores and reflects the growing demand for 64-bit processing in embedded systems," said Rafi Kedem, senior director of processor cores at LSI Logic, a licensee of MIPS 32- and 64-bit architectures for more than 10 years. "The 5Kf core is the first standard MIPS64-based core to be included in our library, and with its floating-point capability promises to offer an excellent solution to our customers looking to improve performance in high-end digital consumer, broadband, networking, storage-systems and business-systems applications."
"The 5Kf core enables cutting-edge digital consumer applications by integrating a floating-point unit with a synthesizable 64-bit processor," said Victor Peng, vice president of engineering at MIPS Technologies. "It is ideal for semiconductor manufacturers, ASIC companies and system OEMs working on next-generation, floating-point-intensive designs who want to save time and money by using a licensed core. And, because it offers true 64-bit processing and issues two instructions per cycle, it gives users plenty of performance headroom to easily migrate their products to the next generation."
Other features of the 5Kf core include:
- Reference process: 0.13 micron
- Typical performance: 390 MHz; integer and floating point (peak) performance of 585 Dhrystone MIPS (estimated) and 780 MFLOPS. Worst case: 310 MHz; integer and floating point (peak) performance of 465 Dhrystone MIPS (estimated) and 620 MFLOPS
- Power consumption: 1.3-1.5 mW/MHz (core only)
- Core size: 3.4-4.3 mm2 (depending on core options)
- 0-64KB writeback data cache; 0-64KB instruction cache,
- Memory management unit with TLB (translation lookaside buffer)
- High-speed 6-stage pipeline allows most instructions to execute in 1 cycle
- Coprocessor 2 (COP2) interface
- Runs unmodified MIPS32[tm] application code, enabling easy migration to the 5Kf core when application performance needs increase
Most major operating systems and tool chains, and hundreds of development tools, support the MIPSÒ architecture, making it one of the most widely supported of all processor architectures. In addition to readily available general-purpose MIPS processor support tools, the company and its technology partners also supply specific tools optimized for the MIPS64 5Kf core.
64-Bit Architecture
MIPS Technologies began developing its 64-bit processor architecture more than 10 years ago. Today, it is the only company that licenses its 64-bit architecture, as well as 64-bit synthesizable microprocessor cores. More than a dozen leading companies, including NEC, Toshiba, Philips and LSI Logic have developed MIPS-based 64-bit products for use in a variety of consumer and networking applications, including the microprocessor for the Nintendo® 64 and the award-winning 128-bit Emotion Engine for the Sony PlayStationÒ 2, designed by Toshiba America and Sony Computer Entertainment. The growth in 64-bit processing - which enables 64-bit data movement and, thus, greater bandwidth -- is fueled by demand for features such as streaming media, cryptography enhancements for e-commerce, increasingly higher clock speeds in handheld devices, and the convergence of computing, communications, multimedia and encryption in new types of information appliances.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. is a leading provider of industry-standard processor architectures and cores for digital consumer and network applications. The company drives the broadest architectural alliance that is delivering 32- and 64-bit embedded RISC solutions. The company licenses its intellectual property to semiconductor companies, ASIC developers and system OEMs. MIPS Technologies and its licensees offer the widest range of robust, scalable processors in standard, custom, semi-custom and application-specific products. The company is based in Mountain View, Calif., and can be reached at +1 (650) 567-5000 or http://www.mips.com
MIPS® is a registered trademark in the United States and one or more other countries, and MIPS64[tm], MIPS32[tm], 5Kf[tm] and 5K[tm] are trademarks of MIPS Technologies, Inc. All other trademarks referred to herein are the property of their respective owners.
Media Contact: MIPS Technologies' Media | |||
The Hoffman Agency |
Related News
- MIPS Technologies introduces world's first synthesizable 64-Bit Processor Core
- MIPS Technologies and Agilent Technologies Announce Agreement on 32- and 64-Bit MIPS-Based Embedded Processor Cores
- PMC-Sierra Introduces New Highly Integrated SoC-based 64-bit MIPS Microprocessor Architecture
- EEMBC Publishes Benchmark Scores for Toshiba’s TMPR4927 MIPS-Based 64-Bit RISC Processor
- MIPS Technologies’ 64-Bit Processor Core Powers Infineon’s New Broadband Processor Family
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |