English
Toshiba devises way to develop IC hardware, software in parallel
 |
www.cmpnet.com The Technology Network |
Toshiba devises way to develop IC hardware, software in parallel
Crista Souza
EBN
10/13/2003 10:00 AM EST
URL:
http://www.my-esm.com/showArticle?articleID=15202146
Having reduced chip development time with its SoCMosaic platform, Toshiba Corp. is now attempting to further shorten time-to-market for custom chips by introducing today a design method to let hardware and software development take place in parallel.
Consisting of a programming and debugging environment, emulation system, and co-verification tools, the approach can cut six months to a year off software development, according to Toshiba.
This, combined with a shorter chip development cycle--about eight months from concept to silicon--is a powerful alternative to structured-ASIC approaches, the company claims.
Structured-ASIC suppliers also profess to slash development time, but they force customers to make design compromises and don't save much cost in the long run, according to Richard Tobias, vice president of the ASIC and foundry business at Toshiba America Electronic Components Inc. in San Jose.
"The NREs for structured arrays are less by a couple hundred thousand dollars, but the engineering time and cost will be similar to any other type of ASIC approach," Tobias said. "With SoCMosaic you still pay the full mask cost, but we've reduced the risk and shortened the cycle so much that it makes up for the slightly more expensive masks."
SoCMosaic is a soft-IP approach that relies heavily on FPGAs and fast I/Os in an emulation environment. Sonics Inc.'s Open Core Protocol-based IP backplane acts as the on-chip bus. The custom-chip platform is offered for 0.18- and 0.13-micron designs in any volume that makes cost sense, but generally starting at 20,000 units a year, Tobias said.
Ordinarily, a customer can't start software development until the custom chip comes back from the fab. Toshiba said its combined hardware/software environment allows software development to begin within a day of the SoC's concept being defined.
Based on the customer's definition, Toshiba provides an RTL model that can be plugged into its hardware/software co-development environment. The environment allows programmers to work with a variety of SoC simulation modes while preserving the same programming interface from start to finish. Toshiba said this approach can uncover bugs earlier that might have resulted in costly silicon re-spins.
The emulation platform is provided by WhiteEagle Systems Technology, and comes with customizable I/O cards, design automation tools, and host application software.
Toshiba has also tapped Mentor Graphics Corp. for a co-verification environment that links software development and debug tools with logic simulation to deliver co-verification before hardware prototypes are ready.
Toshiba's development environment is available for a license fee that varies depending on complexity of the project. The Mentor and WhiteEagle products are available from their respective vendors.
|
www.cmpnet.com The Technology Network |
Copyright 2004 © CMP Media, LLC
Related News
- Synopsys and Palma Ceia SemiDesign Collaborate to Develop a Complete Hardware/Software NB-IoT IP Solution
- Toshiba Discloses SoCMosaic Custom Chip Hardware/Software Co-Development Strategy And Announces First Two Supported Environments, SwordFish And Seamless
- Siemens introduces Innovator3D IC - a comprehensive multiphysics cockpit for 3D IC design, verification and manufacturing
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Initial members join CHERI Alliance to drive adoption of memory safety and scalable software compartmentalization
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |