VIA Telecom Licenses ParthusCeva TeakLite DSP Core to Power Next Generation 2.5G and 3G Wireless Modems
VIA Telecom to Embed TeakLite in Cellular Systems on Chip
San Jose, CA & San Diego, CA - October 21, 2003 - ParthusCeva, Inc. (NASDAQ: PCVA, LSE: PCV), the industry's leading licensor of Digital Signal Processor (DSP) cores and solutions, today announced that VIA Telecom, Inc., a leading innovator and developer of CDMA chipsets, has licensed ParthusCeva's TeakLite DSP Core for its new product lines targeting the CDMA/CDMA2000 market. ParthusCeva and VIA Telecom have entered into additional licensing agreements for various applications to run in conjunction with the TeakLite powered baseband; these agreements will be announced at a later date.
"ParthusCeva's TeakLite architecture gives us access to a wide array of technologies that can be built around this leading DSP core," said Ker Zhang, CEO of VIA Telecom, Inc. "Our next generation of CDMA modems will lead the industry in terms of cost, performance and power consumption and will offer best-in-class applications."
VIA Telecom's requirement for low power, low-cost modem solutions for the price sensitive CDMA market drove the licensing of ParthusCeva's TeakLite DSP core over other available DSP IP solutions. ParthusCeva's leading DSP architectures in the cellular market are specifically designed for high volume 2G as well as emerging 3G CDMA2000 standards.
"ParthusCeva is a true one-stop partner for DSP cores and integrated applications IP in the industry, so we are delighted that VIA Telecom has joined the community of semiconductor and handset manufacturer partners using our DSP cores for the cellular market, " said Chet Silvestri, CEO of ParthusCeva. "With our TeakLite DSP cores and VIA Telecom's broad CDMA technology base, we hope to see more market-leading products serving the next generation of handheld products."
About TeakLite
TeakLite is a 16-bit fixed-point general-purpose licensable DSP core designed for low power and high-performance applications such as cellular handsets, MP3 players, disk drive controllers, cordless phones, VoIP terminals and various embedded control applications. TeakLite, a fully synthesizable soft core, is a process independent core that is easily portable to any ASIC library.
TeakLite is the third member of ParthusCeva's SmartCores™ family. These low-power, fixed-point licensable DSP cores offer a range of performance, price and power consumption balances, addressing a wide range of applications, from low-end, high-volume applications, such as digital answering machines, hard disk controllers, low speed modems and Voice over IP terminals, to high performance applications such as third generation (3G) cellular communications, broadband modems, consumer multimedia and Voice over IP gateways. A comprehensive portfolio of software and hardware development tools supports the SmartCores family. In addition, a large network of third party companies offers applications, tools and design services solutions.
About VIA Telecom
VIA Telecom is a leading innovator and developer of Baseband Processors for 3G CDMA2000 mobile applications used in a wide range of 3G devices spanning voice, data, and GPS-enabled applications. Headquartered in San Diego, California, VIA Telecom has design centers in San Diego and Fremont, California, and Hangzhou, China, and sales offices in the US, Taiwan, China, and Korea. For additional information, please visit the website at www.via-telecom.com or send an e-mail to marketing@via-telecom.com.
About ParthusCeva, Inc.
Further information about ParthusCeva
###TeakLite is a registered trademark of ParthusCeva, Inc. SmartCores is a trademark of ParthusCeva, Inc. All other company or product names are the registered trademarks or trademarks of their respective owners.
ParthusCeva Safe Harbor Statement
Various statements in this press release concerning ParthusCeva's future expectations, plans and prospects are "forward-looking statements", which are subject to certain risks and uncertainties that could cause actual results to differ materially from those stated. Any statements that are not statements of historical fact (including, without limitation, statements to the effect that the company or its management "believes", "expects", "anticipates", "plans" and similar expressions) should be considered forward-looking statements. These statements are subject to a number of risks and uncertainties that could cause actual results to differ materially from those described, including the following:
- The industries in which we license our technology are experiencing a challenging period of slow growth that has negatively impacted and could continue to negatively impact our business and operating results;
- The markets in which we operate are highly competitive, and as a result we could experience a loss of sales, lower prices and lower revenue;
- Our operating results fluctuate from quarter to quarter due to a variety of factors including our lengthy sales cycle, and are not a meaningful indicator for future performance
- We rely significantly on revenue derived from a limited number of licensees; and
- Other risks discussed in "Management's Discussion and Analysis of Financial Condition and Results of Operations--Factors that Could Affect Our Operating Results," in our quarterly report on Form 10-Q for the second quarter of 2003, filed with the U.S. Securities and Exchange Commission on August 12 , 2003.
|
Ceva, Inc. Hot IP
Related News
- Morpho Technologies demonstrates MPEG-4 video for 2.5G and 3G wireless applications
- CEVA Licenses CEVA-X DSP Architecture to Korea's EoNex to Power 3G Wireless Solutions
- Comsys Introduces Chip Reference Design Platform For 2.5G & 3G Cellular Baseband
- Denali’s New CellularRAM Memory Simulation Models to Speed Development of 2.5G and 3G Handset Design
- RadioFrame Networks License CEVA-X DSP Core and Subsystem to Power Femtocell 2G/3G Wireless Base Stations
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |