True Circuits Announces NEC Electronics Corporation Has Implemented a Low-jitter PLL in their SPI-4.2 Interface Hard Macro
SAN JOSE, California - October 22, 2003 - Network Processor Conference - True Circuits, Inc. (TCI), a leading provider of analog and mixed-signal intellectual property (IP) for the semiconductor, systems industries and electronics industries, today announced that NEC Electronics Corporation has implemented a TCI clock generator PLL in a new SPI-4.2 interface hard macro fabricated in NEC's 130nm process technology. This NEC hard macro and embedded DRAM solution will be demonstrated on actual silicon at the Network Processor Conference on October 22nd in NEC Electronics' booth #315.
"We selected True Circuits' clock generator PLL for this high-speed communications application because of its small size, wide frequency range and superior low-jitter performance," said Hideya Horikawa, Senior Design Engineering Manager, NEC Electronics America. "The performance of the TCI PLL will enable our ASIC customers to successfully implement multiple SPI-4.2 macros in their high-end telecommunication ASICs and help meet the tight jitter and power budgets required for 10 Gbps SONET/SDH systems."
"Our clock generator PLL hard macros are very flexible, have wide frequency and multiplication ranges, and produce optimal jitter performance over all multiplication settings," noted Dr. John G. Maneatis, President of True Circuits. "These design characteristics were particularly important for this high-speed interface application and we are proud to bring this timing flexibility and performance to NEC Electronics and their many ASIC customers."
About True Circuits PLLs and DLLs
True Circuits offers a complete family of standardized clock generator, deskew, low-bandwidth and spread-spectrum PLLs and DDR DLLs that spans nearly all performance points and features typically requested by ASIC designers. These high-quality, low-jitter, silicon proven hard macros are available for immediate delivery in a range of frequencies, multiplication factors and functions in 0.25 to 0.09 micron CMOS processes from the world's leading silicon fabrication vendors. For more information about True Circuits products, visit www.truecircuits.com/tci_technology.html.
About True Circuits
Founded in 1998, True Circuits develops and markets a broad range of PLLs, DLLs and other mixed-signal hard macros for ICs for the semiconductor, systems and electronics industries. TCI's robust state-of-the-art circuits, methodical and proven design strategy, and its close association with the world's leading silicon fabrication vendors, allow the company to quickly and reliably produce new and innovative designs in a variety of advanced process technologies.
True Circuits is headquartered at 4962 El Camino Real, Suite 206, Los Altos, California 94022 and can be found on the web at www.truecircuits.com. Product inquiries can be made by calling the company directly at (650) 691-2500 or via e-mail at sales@truecircuits.com.
|
True Circuits, Inc. Hot IP
Related News
- NEC Electronics Delivers SPI-4.2 Interface with Embedded DRAM Solutions
- Jennic Launches its SPI-4.2 Interface to Address Emerging 10G Line Card Applications
- TriCN'S SPI-4.2 I/O Interface Technology Supports NPFSI, SFI and SPI Standards
- True Circuits Showcases Revolutionary DDR 4/3 PHY and latest PLL and DLL Hard Macros at DAC
- Xilinx Delivers Complete Virtex-5 FPGA Based Solutions for SPI-4.2 and SFI-4.1 Interfaces
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |