Open Core Protocol group (OCP-IP) snags Cadence
![]() |
Open Core Protocol group snags Cadence
By Richard Goering, EE Times
October 30, 2003 (7:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG20031030S0062
SANTA CRUZ, Calif. Claiming a significant win for the system-on-chip (SoC) standards organization, the Open Core Protocol International Partnership (OCP-IP) has welcomed Cadence Design Systems into its ranks. Cadence will become a sponsor member and a participant in OCP-IP's working groups. OCP-IP is working to support and promote the Open Core Protocol, a key element in the interconnect scheme developed by Sonics Inc. The organization promotes OCP as a complete socket standard that allows rapid creation and integration of intellectual property (IP) blocks. Victor Berman, group director for Cadence's language and standardization strategy, said that the OCP-IP approach helps speed design through the use of standard interfaces that support interoperable IP sockets. As a working group member, he said, Cadence will help develop enhancements and infrastructure support for OCP. OCP-IP's governi ng steering committee participants include Nokia, Texas Instruments, ST Microelectronics, UMC and Sonics. The general membership roster includes semiconductor, silicon IP, and EDA providers. In addition to Cadence, EDA vendors including Axys, Beach Solutions, CoWare, Esterel Technologies, Mentor Graphics, Synopsys, Summit, TNI-Valiosys, and Verisity are OCP-IP members. Earlier this month, OCP-IP and the Virtual Socket Interface Alliance (VSIA) announced that OCP-IP will chair the VSIA on-chip bus design working group, and will gain a seat on the VSIA technical committee.
Related News
- OCP-IP Announces Support for Cadence's Assertion Based OCP Protocol Verification IP
- Jasper Design Automation Joins Open Core Protocol International Partnership (OCP-IP)
- STMicroelectronics, Inc. joins Open Core Protocol International partnership (OCP-IP)
- Accellera Systems Initiative Acquires Open Core Protocol Standard and Infrastructure to Strengthen Interoperability in Electronic Standards Development
- Renesas Mobile Corporation Enters Into Open Core Protocol International Partnership
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |