7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Adaptive Silicon's MSA 2500 Programmable Logic Core TSMC Test Chips Are Fully Functional
Adaptive Silicon's MSA 2500 Programmable Logic Core TSMC Test Chips Are Fully Functional
Los Gatos, Calif., June 6, 2001 - Adaptive Silicon (ASi) today announced that its MSA 2500 Programmable Logic Core[tm] (PLC[tm]) test chips, fabricated on the TSMC 0.18 micron process, are 100 percent functional. Qualification of the test chips allows manufacture of system-on-a-chip (SoC) devices with ASi's embedded programmable logic technology at TSMC.
"With the qualification of TSMC's 0.18 micron process, our customers now have another reliable manufacturing option to increase the flexibility of their designs by embedding re-programmability for critical functions of their SoC devices," commented Tim Garverick, Adaptive Silicon's president and COO.
By architecting a family of products with embedded programmable logic, it is possible to produce a number of different silicon products from a single die, avoiding the increasing costs of masks, prototype silicon and parallel engineering development efforts.
Embedded programmable logic also permits high-risk blocks of a SoC device to be modified after first silicon is produced. Consequently, such devices may be fabricated earlier in the development process without risking modification of the overall design and re-spinning the silicon. Embedding programmable logic also provides the flexibility to modify devices once shipped to customers to upgrade algorithms or accommodate changes in standards or protocols in applications like communications and image processing.
ASi received its seed funding in July, 1999 and taped-out its first silicon less than twelve months later for LSI Logic's G12, 0.18 micron process. In December, 2000, ASi completed the closing of an additional $8.3 million in funding. In January, 2001, the TSMC process port was completed, and the design taped-out for test chips.
About Adaptive Silicon, Inc.
Adaptive Silicon, Inc. (ASi) is a privately financed silicon intellectual property (IP) company. ASi licenses a Programmable Logic Core[tm] (PLC() that semiconductor and systems companies embed into large system chip ASSPs and ASICs. The company announced its MSA 2500 Programmable Logic Cores and the companion Millennium PLC Software products in the Spring of 2001. ASi is headquartered in Los Gatos, California, and may be reached at 408-335-2700; via the World Wide Web at info@adaptivesilicon.com or www.adaptivesilicon.com.
For more information, contact:
North America
Linda Riedman - KVO Public Relations Tel: 503-402-1442Europe
Dick Selwood Tel: 44-(0)-1962-85-3781Germany
Sigrid Scondo - PRismaPR Tel: 49-8906-24 72 33
Related News
- TSMC Reports Foundry's First 28 Nanometer Low Power Platform Technology with Fully Functional 64Mb SRAM
- Virage Logic First Semiconductor IP Vendor With Silicon Proven Memory on TSMC's 65nm GP Process
- CEVA's Fully Programmable Mobile Multimedia Solution Passes Allegro H.264 Test Suite
- Silicon Hive, a semiconductor IP supplier in the Philips Technology Incubator, Demonstrates World's First Fully Programmable Digital TV Demodulator IP Core
- Adaptive Silicon claims to cut cost of embedded programmable logic in SoC designs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |