VSIA releases two new taxonomies
VSIA releases two new taxonomies
By Ron Wilson, EE Times
November 10, 2003 (10:36 a.m. EST)
URL: http://www.eetimes.com/story/OEG20031110S0023
SAN MATEO, Calif. The Virtual Socket Interface Alliance (VSIA) announced two new taxonomy documents on Monday (Nov. 10): one each from its Hardware-Dependent Software working and Platform-Based Design working groups. VSIA) has arguably been most influential through its taxonomy efforts. One of the first tasks of each VSIA working group is to create a taxonomy document: a set of precise definitions spanning the range of concepts engineers must discuss in collaborating on a particular technical problem. The documents represent the joint efforts of a large number of member representatives, often opinion leaders in their fields, to find a common set of words and unambiguoius meanings. While the organization has not attempted to impose its standards, its taxonomy documents in such areas as bus interfaces and signal integrity have been influential in establishing a common vocabulary through which engineers from different backgrounds can communi cate. Perhaps the more ambitious of the two documents is the hardware-dependent software blueprint. Development of hardware-dependent software the layer of code that talks directly to hardware registers, depends on hardware functional details or is sensitive to hardware timing requires intimate cooperation between hardware engineers and software developers. This first step in creating a common vocabulary between the two groups is crucial, and could generate huge benefits to design teams. The problem as been different for the Platform-Based Design group. Platform designers have similar technical backgrounds, but the lack of common vocabulary has created enormous divergence in definitions. Platform-based design has become a hundred disciplines divided by a common set of words. By establishing precise meanings for such terms as "platform," for example, the taxonomy promises to head off potential misunderstandings. Further, the document groups platform-based approaches into three broad categories: bottom-up, middle-out and top-down. It also defines specific characteristics for each. Both taxonomy documents are available now to VSIA members. Both will be released for sale to nonmembers in approximately six months. They can then be purchased from VSIA's Web site for $950 for Hardware-Dependent Software and $750 for Platform-Based Design.
Related News
- New Wave DV Releases Two New SOSA-Aligned 3U VPX ACAP (FPGA) Modules
- Jasper Releases Two Property Synthesis Apps Targeted at Early RTL Qualification and Coverage-Driven RTL Verification
- VSIA Publicly Releases Updated Hard and Soft IP Tagging Standards; Freescale donates tag reader/writer to VSIA
- Renesas Technology Releases R8A66597 Two-Port Hi-Speed (480 Mbps) USB Host Controller Suitable for Embedded Use
- VSIA releases signal integrity specs for IP blocks
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |