Synopsys DesignWare USB Host and PHY IP Are First To Attain Hi-Speed USB 2.0 Logo Certification
Most Widely Used USB IP Achieve Hi-Speed USB 2.0 and WHQL Certifications
MOUNTAIN VIEW, Calif., November 11, 2003 - Synopsys, Inc. (Nasdaq:SNPS), the world leader in semiconductor design software, today announced that its DesignWare® Universal Serial Bus (USB) 2.0 Multiport Host and Physical Layer (PHY) are the first host Intellectual Property (IP) Building Blocks to achieve Hi-Speed certification from the USB Implementers Forum (USB-IF). The USB IP has also passed the Microsoft Windows Hardware Qualification Lab Hardware Compatibility Tests (WHQL HCT) on Windows XP and 2000 for compatibility with standard drivers. The certified combination of PHY and digital IP from Synopsys can help designers eliminate integration problems while reducing risk and increasing design productivity.
The Hi-Speed logo tells designers that the IP they are deploying is interoperable and compliant to the specification, which enables throughput of up to 480 Mbps, 40 times faster than the original USB specification (12 Mbps). Certification is critical if USB products are to successfully interoperate with other USB devices. The WHQL certification indicates plug and play interoperability and compatibility with Windows XP and 2000 operating systems.
"Synopsys continues to demonstrate leadership in Hi-Speed USB 2.0 designs by testing and passing Hi-Speed certification for its IP Building Blocks," said Jeff Ravencraft USB-IF Chair. "This certification shows how making good use of the USB-IF Compliance Program can give companies greater confidence in building high quality USB 2.0 products. More certified Hi-Speed USB 2.0 building blocks, like those from Synopsys, help fuel the ever growing USB market."
Synopsys DesignWare USB 2.0 Host, Device, and PHY IP, which have already been used in more than 100 designs, allow designers to integrate a Hi-Speed USB 2.0 host or device into ASICs for PCs, PDAs, DVRs, set-top boxes and consumer electronics. The DesignWare USB 2.0 PHY implements the high-speed physical layer of USB 2.0. The 0.18-micron PHY has been Hi-Speed USB 2.0 Certified with both the DesignWare USB 2.0 Host and Device. By using the certified combination of PHY and digital IP from Synopsys, designers can eliminate the problem of integrating analog and digital Hi-Speed USB 2.0 IP.
"SoC designers look to Synopsys for industry-certified IP to help reduce risk and increase design productivity," said Guri Stark, vice president, marketing, Synopsys Solutions Group. "Our DesignWare USB 2.0 Host and PHY are the first, and currently only, IP products to receive Hi-Speed certification from the USB-IF and the Windows Hardware Qualification Labs certification testing for USB 2.0. Combined with our own set of interoperability and EHCI tests, this gives designers the benefits of a strong foundation in interoperability and compatibility, enabling them to concentrate on the value-added features in their designs."
The DesignWare USB 2.0 Host, Device and PHY cores, as well as DesignWare USB 2.0 Verification IP, are available today. The host and device are synthesizable to any process technology. The PHY is available as a hard core today in TSMC 0.18 and 0.13 micron processes. Other processes are available on request.
About DesignWare IP
DesignWare, the world's most widely used, silicon-proven IP, provides designers with a comprehensive portfolio of synthesizable implementation IP, hardened PHYs and verification IP for ASIC, SoC and FPGA designs. The DesignWare IP family includes industry leading connectivity IP cores and verification IP (e.g., USB 1.1, USB 2.0, USB 2.0 PHY, USB 2.0 On-the-Go, PCI, PCI-X, PCI Express, Ethernet, I2C), AMBA™ on-chip bus (logic, peripherals, verification IP) complete memory solution (e.g., memory controllers, BIST and models), high speed datapath components, microcontrollers (8051, 6811) and Star IP processors (e.g., IBM PowerPC® 440, Infineon C166™S and TriCore™1, MIPS32™ 4KE™, NEC V850E™).
For a complete directory of Synopsys' available IP visit: www.synopsys.com/ipdirectory For more information on DesignWare IP, visit: http://www.designware.com/ or call 1-877-4BEST-IP.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms to the global electronics market, enabling the development of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at www.synopsys.com.
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Introduces Industry's First 90 Nanometer USB 2.0 On-The-Go PHY and Extends Its Hi-Speed USB PHY to 90 Nanometer Node
- IBM, Chartered Select Synopsys' Hi-Speed USB 2.0 and OTG PHYs for Their 90-nm Process Platform
- Hitachi Expands SOC Capabilities with inSilicon's Hi-Speed USB 2.0 PHY
- inSilicon Inks Pact with Agilent to Provide Certified Hi-Speed USB 2.0 PHY for SOC Designs
- ChipX Partners with CAST to offer a Complete, Standards-Compliant USB 2.0 Hi-Speed Subsystem in a Structured ASIC
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |