Flextronics sees savings in ASIC move
Flextronics sees savings in ASIC move
By Crista Souza, EBN
November 25, 2003 (9:59 a.m. EST)
URL: http://www.eetimes.com/story/OEG20031125S0017
SAN MATEO, Calif. Fabless ASIC supplier Flextronics Semiconductor Inc. is considering a move into structured ASICs to give customers another way to reduce system-development cost.
The Sunnyvale, Calif., company has partnered with startup eASIC Inc. (Santa Clara, Calif.), developer of a one-mask metal programmable array that can either be embedded in a cell-based design or used as the base fabric for fast-turnaround ASICs.
Flextronics is now evaluating the eASIC fabric as the basis for a planned 0.13-micron structured array product, said Elli Yaniv, the general manager of Flextronics Semiconductor. The first test chip is being run at one of Flextronics' manufacturing partners-which include STMicroelectronics, Texas Instruments and a third, undisclosed chip maker.
ST announced a working relationship with eASIC at the 40th Design Automation Conference last June. But it's not yet clear what this three-way alliance will produce . Yaniv declined details, saying only that Flextronics expects to reach the first "milestone" of the eASIC co-development arrangement by next spring.
Today, Flextronics Semiconductor provides FPGA-to-ASIC conversion services for a number of tier-one customers of its parent company, contract manufacturer Flextronics International (Singapore). The company is trying to engage those same customers for 0.18- and 0.13-micron system-on-chip designs, and sees a structured ASIC offering as rounding out its custom-chip offerings by providing a method for fast-turnaround designs with low nonrecurring engineering charges.
"One way Flextronics can give customers cost reduction at the system level is through the [company's] semiconductor business, and we do that with integration, conversions and low-cost designs," Yaniv said.
But, so far, FPGA-to-ASIC and end-of-life ASIC conversions still account for most of Flextronics' revenue.
Related News
- Cisco chip exec sees steady ASIC investments
- eSilicon CEO sees new ASIC landscape
- Flextronics Semiconductor partners with Magma and eASIC on comprehensive and affordable Structured ASIC Solutuion
- Alphacore's Digital CMOS Impulse Ground-Penetrating Radar (GPR) Transceiver ASIC
- GUC Joins Arm Total Design Ecosystem to Strengthen ASIC Design Services
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |