Fujitsu/Fujitsu VLSI adopts Legend Design Technology's CharFlo-Memory! Toolset for Memory Characterization
"Fujitsu's memory compiler products offer SOC designers high reliability, accuracy, and simulation coverage for single- and dual-port SRAMs and ROMs. To provide accurate simulation models, we use Legend’s memory characterization tool, CharFlo-Memory!, to quickly produce models that reflect the reality of the silicon. We are dedicated to providing our SoC designers with quality IP and the means to achieve design success." said, Yasuhiko Maki, Manager of Advanced LSI Development Division Advanced CMOS Technology Department at Fujitsu.
“By choosing to use Legend’s CharFlo-Memory!, any instance from Fujitsu’s memory compilers can be characterized in real-time to provide superior quality and reliability. In addition, due to the precise modeling, engineers will be able to make their designs with more density and lower power consumption. Legend’s toolset has enabled the characterization task performed accurately and efficiently.” said, Takashi Ozawa, Chief Engineer of ASIC Division Macro Design Department at Fujitsu VLSI.
"Accurate timing and power modeling of embedded memories is essential for silicon success of deep-submicron and nanometer SOC designs," said You-Pang Wei, president and chief executive officer of Legend Design Technology. "With the adoption of Legend’s Charflo-Memory!, Fujitsu/Fujitsu VLSI has achieved the leading solution for memory IP characterization and modeling. We’re pleased to be working closely with Fujitsu/Fujitsu VLSI in meeting its needs for accuracy and throughput of state-of-the-art SOC designs.”
About Legend Design Technology, Inc.
Legend Design Technology, Inc. is a leading provider of characterization and simulation software for semiconductor Intellectual Property (IP) in SoC designs. With an emphasis on productivity and value, Legend’s CharFlo-Memory! toolset which includes MSL, SpiceCut, MemChar and MSIM, revolutionize the time consuming and error prone processes associated with characterization. SpiceCut can automatically build critical-path circuits to reduce simulation time for characterization, especially from post-layout extracted circuits with resistors and capacitors. MemChar can automatically characterize the memories and generate the ‘true’ timing and power models. MSL can automate memory characterization with customized setup of '.Lib-in and .Lib out'. MSIM is a characterization-oriented circuit simulator with post-layout RC reduction capability. With high accuracy, high speed and licensing models, MSIM can provide excellent price-performance.
For more information, visit www.LegendDesign.com
|
Related News
- UMC adopts Legend Design Technology’s CharFlo-Memory! toolset
- Tower Semiconductor adopts Legend’s CharFlo-Memory! for quality assurance of commercially available memory compilers
- LSI Logic Validates Embedded Memory with Legend Design CharFlo-Memory(TM) Tools
- Faraday Adopts Legend's Toolset for Efficient Memory Characterization Based on Layout Extraction
- Dongbu HiTek adopts Legend Design Technology's Memory Characterization Tools for Quality Timing and Power Models
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |