Virtual Silicon Introduces VIP PowerSaver Standard Cells For TSMC 130 nm
First Commercially Available Power Island Enabling IP
Sunnyvale, Calif. - January 19, 2004 - Virtual Silicon, Inc., today announced the introduction of the VIP™ PowerSaver standard cell library, the first library supporting the creation of power islands available from a commercial IP company. The VIP PowerSaver standard cells are targeted for the TSMC 130nm process.
SoC designs, using power islands to dynamically control the voltage and frequency of the islands, can see up to a 50 percent reduction in power consumption, resulting in longer operating battery life for mobile electronics. The full tape-out kit for the VIP PowerSaver library is available on Virtual Silicon’s website (www.virtual-silicon.com) for immediate download.
“Our power management IP has generated enormous interest from our customer base,“ said John A. Ford, vice president of marketing for Virtual Silicon. “Effective power management allows them to create greater value in their SoC designs.”
“Having already hardened several different ARM cores and other IP blocks using Virtual Silicon standard cells, ARM has first-hand knowledge of Virtual Silicon’s capability,” said John Cornish, director of product marketing at ARM. “Virtual Silicon’s Power Island-enabling IP is a key element in the proliferation of the ARM Intelligent Energy Manager (IEM) technology.”
Virtual Silicon offers the VIP PowerSaver standard cells for the TSMC CL013G process technologies characterized for 0.8, 1.0 and 1.2 volt operation. The library includes ultra-low power flip flops (FF), which consume 30 percent less power than standard FF, with no speed penalty. The VIP PowerSaver library utilizes Virtual Silicon’s proprietary VIP architecture, which delivers up to 20 percent less area than competitive libraries for high-performance designs. The library comprises over 700 cells and has incorporated many architectural features for improved design for manufacturability. The CL013G VIP PowerSaver standard cell design kits are available for immediate evaluation download on the Virtual Silicon web site located at www.virtual-silicon.com.
About Virtual Silicon Technology
Virtual Silicon is a leading supplier of semiconductor intellectual property and process technology to manufacturers and designers of complex systems-on-chip (SoC). Headquartered in Sunnyvale, CA, the company provides process-specific embedded components that serve the wireless, networking, graphics, communication and computing markets. Customers include leading fabless semiconductor companies, integrated semiconductor manufacturers, foundries, and SoC developers who demand leading edge technology for their semiconductor innovations.
For more information, call (408) 548-2700 or visit Virtual Silicon online at www.virtual-silicon.com.
Copyright © 2004, Virtual Silicon Technology Inc. All rights reserved.
Your Source for IP, Silicon Ready and Virtual Silicon are trademarks of Virtual Silicon Technology, Inc.
|
Related News
- Virtual Silicon introduces Standard Cells at TSMC 130 nm
- Virtual Silicon Introduces Industry-Leading Signal Integrity Views For 130 nm Standard Cells
- Dolphin Integration announces even denser 6-Track standard cells to decrease power consumption at 180/130 nm
- Proven on silicon: A Panoply of Memories and Standard Cells of Dolphin Integration to divide dynamic power by 5 at 180 nm!
- Leakage divided by more than 250 at 180 nm eLL with Dolphin Integration Panoply of memory and standard cells
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |