English
YogiTech and OCP-IP: new features added to OCP 2.0 eVC
Pisa, Italy - January 20th , 2004 -YogiTech SpA, a leading independent IC design engineering company, today announced delivery of an extension to their e Verification Component (eVC) for the recently released version 2.0 of Open Core Protocol (OCP).
YogiTech, a member of Verisity's Verification Alliance™ partner program and a sponsor member of the OCP IP (Open Core Protocol International Partnership), released the eVC in March 2003 with full compliance to Verisity's e Reuse Methodology (eRM™). The new release has added a new feature for final sign-off of the design verification, by the integration of the official OCP IP protocol checker into the product. Users can verify the correctness of the design with the previously existing protocol checker developed in e, using the new feature, or utilizing both options simultaneously.
The development team, headed by YogiTech was chartered with creating a flexible interface for a protocol checker done in C++ to the existing e Verification Component. YogiTech has partnered with its customers and other industry leading members of OCP IP to deliver a reusable OCP verification tool, in order to validate the final compliancy of the protocol. Having the model as a standard eVC will also enable the validation of all other customer projects that include an OCP interface.
YogiTech adds this new product to its e Verification Components catalogue, inclusive of AT Attachment Packet Interface (ATAPI6), Controller Area Network (CAN2.0) and the Open Core Protocol (OCP2.0).
"We're excited by the interest in our OCP2.0 eVC and related consulting services, and we are looking forward to working with new customers on this latest eVC," said Silvano Motto, president and CEO of YogiTech. "OCP is a good example of an interface and protocol that benefits from having independent eVCs available for verifying designs used in a wide variety of applications. The OCP S eVC is available for licensing to customers worldwide and is already generating a tremendous amount of interest. YogiTech has a strong commitment on the implementation of any new enhancement the market may require for this product and for this reason we are working with OCP IP and Verisity to keep this eVC always aligned with their roadmap".
"YogiTech has shown a strong commitment to both OCP-IP and our Functional Verification Working Group," said Ian Mackintosh president of OCP-IP. "Their tremendous work is a further illustration of the thriving robust infrastructure surrounding OCP and the tremendous support and adoption throughout the industry. We are grateful to Yogitech for their contribution."
The OCP eVC was developed for use across multiple projects to verify SoC designs incorporating the OCP interface.
"As OCP IP GSC Member (Governing Steering Committee) Texas Instruments has been a leading customer for the OCP eVC and currently has successfully adopted this verification tool in several key designs", said Ziad Mansour, OMAP HW Program manager "We worked closely with YogiTech as early adopter of this product to get best results ,improve and enable re-use our verification platform".
"Verisity is pleased that YogiTech supports Verisity's key initiatives and has committed to keep their eVCs in alignment with the Specman Elite roadmap," said Pete Heller, eVC and eRM product line manager for Verisity. "This includes full e Reuse Methodology (eRM) compliance in all of YogiTech' s eVCs, and support for the standardization process with the emerging e IEEE P1647 standard."
"Another challenge has been to build the appropriate tool to support our customers", said Marco Mariani M&S Manager of YogiTech. "With YOSS (YogiTech Online Support Service) we are now able to provide support to licensed customers through our web site, allowing them full documentation downloads, FAQ, examples and enquiries in a timely manner; we understand how this is important for the success of a product currently used in many design centers around the world".
"Through their online support system, YOSS, YogiTech is able to provide continuous eVC support for our joint customers no matter where in the world they work," said Coby Hanoch, vice president and general manager for PAN International Operations for Verisity. "We've extended our partnership with YogiTech to provide eVCs for our Asian customers, and YOSS aids in support for the fastest growth area in the world."
About YogiTech
YogiTech SpA is an independent IC design and verification services company, located near Pisa in Italy and focused on its proven know-how in fault-tolerant techniques for microchips. The Company offers both digital and analogue design capabilities, including Architecture, Design, Synthesis, Verification, Design For Test, Physical Design, Environments, Tools, and Methodologies. YogiTech also designs eVCs for custom and standard protocols, interfaces and processors to easily satisfy customers' specific verification environment's requirements. Clients include major semiconductor companies, systems OEMs and research institutions. The Company also has offices in Torino, Milano. YogiTech is a member of the Verisity's Verification Alliance program, a Sponsor Member of the OCP IP and an ARMTM Technology Access Partner.
www.yogitech.com
About OCP-IP The OCP International Partnership Association, Inc. (OCP-IP) was announced in December 2001 to promote and support the open core protocol (OCP) as the complete socket standard that ensures rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], United Microelectronics Corporation [NYSE: UMC], Sonics, and other industry leading companies. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed core-centric protocol that comprehensively fulfills system-level integration requirements. The OCP facilitates IP core reusability and reduces design time and risk, along with manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is an Adoption Group of the VSI Alliance. For additional background and membership information, visit www.ocpip.org.
####
Verisity, the Verisity logo and eRM are either registered trademarks or trademarks of Verisity Design, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.
YogiTech, a member of Verisity's Verification Alliance™ partner program and a sponsor member of the OCP IP (Open Core Protocol International Partnership), released the eVC in March 2003 with full compliance to Verisity's e Reuse Methodology (eRM™). The new release has added a new feature for final sign-off of the design verification, by the integration of the official OCP IP protocol checker into the product. Users can verify the correctness of the design with the previously existing protocol checker developed in e, using the new feature, or utilizing both options simultaneously.
The development team, headed by YogiTech was chartered with creating a flexible interface for a protocol checker done in C++ to the existing e Verification Component. YogiTech has partnered with its customers and other industry leading members of OCP IP to deliver a reusable OCP verification tool, in order to validate the final compliancy of the protocol. Having the model as a standard eVC will also enable the validation of all other customer projects that include an OCP interface.
YogiTech adds this new product to its e Verification Components catalogue, inclusive of AT Attachment Packet Interface (ATAPI6), Controller Area Network (CAN2.0) and the Open Core Protocol (OCP2.0).
"We're excited by the interest in our OCP2.0 eVC and related consulting services, and we are looking forward to working with new customers on this latest eVC," said Silvano Motto, president and CEO of YogiTech. "OCP is a good example of an interface and protocol that benefits from having independent eVCs available for verifying designs used in a wide variety of applications. The OCP S eVC is available for licensing to customers worldwide and is already generating a tremendous amount of interest. YogiTech has a strong commitment on the implementation of any new enhancement the market may require for this product and for this reason we are working with OCP IP and Verisity to keep this eVC always aligned with their roadmap".
"YogiTech has shown a strong commitment to both OCP-IP and our Functional Verification Working Group," said Ian Mackintosh president of OCP-IP. "Their tremendous work is a further illustration of the thriving robust infrastructure surrounding OCP and the tremendous support and adoption throughout the industry. We are grateful to Yogitech for their contribution."
The OCP eVC was developed for use across multiple projects to verify SoC designs incorporating the OCP interface.
"As OCP IP GSC Member (Governing Steering Committee) Texas Instruments has been a leading customer for the OCP eVC and currently has successfully adopted this verification tool in several key designs", said Ziad Mansour, OMAP HW Program manager "We worked closely with YogiTech as early adopter of this product to get best results ,improve and enable re-use our verification platform".
"Verisity is pleased that YogiTech supports Verisity's key initiatives and has committed to keep their eVCs in alignment with the Specman Elite roadmap," said Pete Heller, eVC and eRM product line manager for Verisity. "This includes full e Reuse Methodology (eRM) compliance in all of YogiTech' s eVCs, and support for the standardization process with the emerging e IEEE P1647 standard."
"Another challenge has been to build the appropriate tool to support our customers", said Marco Mariani M&S Manager of YogiTech. "With YOSS (YogiTech Online Support Service) we are now able to provide support to licensed customers through our web site, allowing them full documentation downloads, FAQ, examples and enquiries in a timely manner; we understand how this is important for the success of a product currently used in many design centers around the world".
"Through their online support system, YOSS, YogiTech is able to provide continuous eVC support for our joint customers no matter where in the world they work," said Coby Hanoch, vice president and general manager for PAN International Operations for Verisity. "We've extended our partnership with YogiTech to provide eVCs for our Asian customers, and YOSS aids in support for the fastest growth area in the world."
About YogiTech
YogiTech SpA is an independent IC design and verification services company, located near Pisa in Italy and focused on its proven know-how in fault-tolerant techniques for microchips. The Company offers both digital and analogue design capabilities, including Architecture, Design, Synthesis, Verification, Design For Test, Physical Design, Environments, Tools, and Methodologies. YogiTech also designs eVCs for custom and standard protocols, interfaces and processors to easily satisfy customers' specific verification environment's requirements. Clients include major semiconductor companies, systems OEMs and research institutions. The Company also has offices in Torino, Milano. YogiTech is a member of the Verisity's Verification Alliance program, a Sponsor Member of the OCP IP and an ARMTM Technology Access Partner.
www.yogitech.com
About OCP-IP The OCP International Partnership Association, Inc. (OCP-IP) was announced in December 2001 to promote and support the open core protocol (OCP) as the complete socket standard that ensures rapid creation and integration of interoperable virtual components. OCP-IP's Governing Steering Committee participants are: Nokia [NYSE: NOK], Texas Instruments [NYSE: TXN], STMicroelectronics [NYSE: STM], United Microelectronics Corporation [NYSE: UMC], Sonics, and other industry leading companies. OCP-IP is a non-profit corporation delivering the first fully supported, openly licensed core-centric protocol that comprehensively fulfills system-level integration requirements. The OCP facilitates IP core reusability and reduces design time and risk, along with manufacturing costs for SoC designs. VSIA endorses the OCP socket, and OCP-IP is an Adoption Group of the VSI Alliance. For additional background and membership information, visit www.ocpip.org.
####
Verisity, the Verisity logo and eRM are either registered trademarks or trademarks of Verisity Design, Inc. in the United States and/or other jurisdictions. All other trademarks are the property of their respective holders.
|
||||||
Related News
- OCP-IP Releases OCP Debug Socket Specification 2.0
- OCP-IP Delivers Even More OSCI TLM 2.0 Compatibility in Advanced SystemC TLM Kit
- Ellipsys 2.0 Software Released by Elliptic - features Support for Elliptic Curve Cryptography & RSA Security
- Sonics Offers Low-Cost SMART Interconnects(TM) Solution; New Version of S3220(TM) Adds OCP 2.0 Support
- PortalPlayer's Personal Media Player: Photo Edition Platform Features USB 2.0 Transceiver Technology from Innovative Semiconductors
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |