USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Prosilog delivers Magillem (R) 2.0 release featuring SystemC transactional support
Cergy, France - February 2, 2004 - Prosilog SA, the leading provider of innovative solutions for SoC design and verification, announce the availability of the release 2.0 of its Magillem (R) tool, the graphical generator of SoC platform. Magillem (R) allows an easy interconnection between different IP's with the AMBA, CoreConnect, VCI and OCP protocols.
The IP Creator module generates an OCP or VCI wrapper which facilitates the interconnect of the IP to the targeted bus. The code generated for the complete system is VHDL, Verilog or SystemC. Moreover, as a native XML-based platform, Magillem (R) is following the recommendations from the SPIRIT consortium.
The Magillem (R) 2.0 release is particularly important for System designers who want to build a complete transactional platform in SystemC at different levels of abstraction, and mix HDL and SystemC IP's. The verification challenges are also addressed with the availability of the eVC (e Virtual Component) OCP2.0 module.
New features of Magillem (R) 2.0 Release
- Support of SystemC transactional levels (PV, PVT, CC).
- TL2-TL1 & TL1-TL0 adapters for OCP 2.0.
- IP Creator OCP 2.0.
- Prosilog's OCP 2.0 eVC.
- Import of VHDL, RTL and TLM SystemC IPs in XML format.
- SystemC AMBA CLI bus model library.
- SystemC AMBA CLI CC-RTL adapters.
Magillem and Nepsys are registered trademarks of Prosilog SA.
All other trademarks are the property of their respective holders.
|
Related News
- OCP-IP Delivers Even More OSCI TLM 2.0 Compatibility in Advanced SystemC TLM Kit
- Vivante's OpenGL ES 2.0 Conformance Submission First to Support Depth Texture Extension
- Freescale Delivers Virtual Platforms to Continental Using CoWare ESL 2.0 Solutions
- Synopsys Delivers Industry's First Certified USB 2.0 PHY IP for Advanced 45-Nanometer Process
- CoWare and Sonics Release ESL 2.0 Upgrade of Joint Flow
Breaking News
- EnSilica plc - Audited Full Year Results for the Year Ended 31 May 2024
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
Most Popular
- Arm's power play will backfire
- Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering
- Sondrel announces CEO transition to lead next phase of growth
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
E-mail This Article | Printer-Friendly Page |