English
TriCN Introduces GDDR-III Interface Technology
Latest Addition to Company's Growing Interface Portfolio Delivers Industry-Leading Performance
SAN FRANCISCO, CA - February 2, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the immediate availability of its Graphics Double Data Rate (GDDR)-III interface, the latest generation of this technology. Based on the Stub Series Terminated Logic (SSTL)-18 I/Os, TriCN's GDDR-III interface design offers backward compatibility to DDR-II interface technology. The GDDR-III interface is currently available in the TSMC 90nm process, and TriCN has already secured design wins for the product.
The drive of semiconductor developers to improve the performance of Memory interfaces comes in response to the growing demand for bandwidth in the graphics and PC markets. GDDR-III technology is the most recent evolution of the DDR standard, and provides performance improvements over GDDR-II and several varieties of DDR technology. TriCN's GDDR-III interface has a maximum operational bandwidth of 1.6 Gb/second per I/O, providing industry-leading performance for Graphics Memory interfaces.
"High-performance memory interface design continues to be a core competency of TriCN," explains Ron Nikel, co-founder and Chief Technology Officer of TriCN. "With both GDDR-III and DDR-II compatibility, our new product offers designers significant flexibility, plus the added benefit of the industry's leading bandwidth performance."
The GDDR-III interface joins TriCN's growing portfolio of high-performance memory interface products, including DDR SDRAM, DDR II SDRAM, DDR FCRAM, DDR FCRAM II, DDR SRAM, QDR SRAM, QDR II SRAM, RL DRAM, and RL DRAM II.
Availability
TriCN's GDDR-III is immediately available in the TSMC 90 nm process.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip, ranging from a Base I/O library to multi-gigabit SerDes products. This IP is designed for IC developers addressing bandwidth-intensive applications in the communications, networking, graphics memory, and consumer products space. TriCN's customers range from fabless semiconductor to systems companies and IDMs, including Philips, General Dynamics, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
All trademarks mentioned herein are the property of their respective owners.
SAN FRANCISCO, CA - February 2, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the immediate availability of its Graphics Double Data Rate (GDDR)-III interface, the latest generation of this technology. Based on the Stub Series Terminated Logic (SSTL)-18 I/Os, TriCN's GDDR-III interface design offers backward compatibility to DDR-II interface technology. The GDDR-III interface is currently available in the TSMC 90nm process, and TriCN has already secured design wins for the product.
The drive of semiconductor developers to improve the performance of Memory interfaces comes in response to the growing demand for bandwidth in the graphics and PC markets. GDDR-III technology is the most recent evolution of the DDR standard, and provides performance improvements over GDDR-II and several varieties of DDR technology. TriCN's GDDR-III interface has a maximum operational bandwidth of 1.6 Gb/second per I/O, providing industry-leading performance for Graphics Memory interfaces.
"High-performance memory interface design continues to be a core competency of TriCN," explains Ron Nikel, co-founder and Chief Technology Officer of TriCN. "With both GDDR-III and DDR-II compatibility, our new product offers designers significant flexibility, plus the added benefit of the industry's leading bandwidth performance."
The GDDR-III interface joins TriCN's growing portfolio of high-performance memory interface products, including DDR SDRAM, DDR II SDRAM, DDR FCRAM, DDR FCRAM II, DDR SRAM, QDR SRAM, QDR II SRAM, RL DRAM, and RL DRAM II.
Availability
TriCN's GDDR-III is immediately available in the TSMC 90 nm process.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip, ranging from a Base I/O library to multi-gigabit SerDes products. This IP is designed for IC developers addressing bandwidth-intensive applications in the communications, networking, graphics memory, and consumer products space. TriCN's customers range from fabless semiconductor to systems companies and IDMs, including Philips, General Dynamics, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
# # # #
All trademarks mentioned herein are the property of their respective owners.
|
||||||
Related News
Breaking News
- Silicon Proven AV1 Decoder IP with support for 12-bit pixel size and 4:4:4 Chroma Sub-Sampling Released by Allegro DVT
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- S2C and Andes Technology Announce FPGA-Based Prototyping Partnership to Accelerate Advanced RISC-V SoC Development
- PQShield launches UltraPQ-Suite for deeply specialized implementations of post-quantum cryptography
- Andes Technology and Imagination Technologies Showcase Android 15 on High-Performance RISC-V Based Platform
Most Popular
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
- Cadence to Acquire Arm Artisan Foundation IP Business
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New Breakthroughs in China's RISC-V Chip Industry
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
|
E-mail This Article | 
|
|
Printer-Friendly Page |